



1. Given an n-channel enhancement-type MOSFET made of silicon with source connected to substrate:

$$\epsilon_{\text{ox}} = 3.9.$$

$$\bar{\mu} = 600 \text{ cm}^2/\text{V}\cdot\text{sec}.$$

$$l = 2.5 \cdot 10^{-4} \text{ cm}.$$

$$t_{\text{ox}} = 8 \cdot 10^{-6} \text{ cm}.$$

$$Z = 1.8 \cdot 10^{-3} \text{ cm}.$$

$$V_t = 1.5 \text{ V},$$

and substrate acceptor concentration $N_a = 10^{16} \text{ cm}^{-3}$

- Compute gate oxide capacitance.
 - Compute I_{Dsat} (saturation drain current) for values of V_{GS} ranging from 0 to 5 V in 1 volt intervals.
 - Determine the the linear conductance of this device near $V_{\text{DS}} = 0$ for $V_{\text{GS}} = 2, 3, 4$ and 5 V.
2. For the device above:
- Find g_m for $V_{\text{GS}} = 2, 3, 4$ and 5 V.
 - Repeat (a) if the channel length is reduced by a factor of 2.
3. Assume that the drain space charge width of the MOSFET of problem (1) increases by $0.1 \mu\text{m}/\text{V}$ of drain-source voltage.
- Calculate the active region output conductance g_{os} for gate voltages of 2 and 5 V.
 - Repeat (a) if the channel is reduced in length by 2.
4. Determine approximately the maximum drain voltage capability of the device of problem (1) if this is limited by reach-through of the drain space charge region to the source space charge region. How is the value affected if the channel width is halved? How is this affected by the substrate doping?