



# Alexandria University


## Faculty of Engineering

Electrical Engineering Department

### EE431: Digital Integrated Circuits


#### Sheet 1: MOS Inverter Static Characteristics

- 1) Design a resistive-load inverter with  $R = 1 \text{ k}\Omega$ , such that  $V_{OL} = 0.6 \text{ V}$ . The enhancement-type nMOS driver transistor has the following parameters:  
 $V_{DD} = 5\text{V}$ ,  $V_{T0} = 1\text{V}$ ,  $\gamma = 0.2\text{V}^{1/2}$ ,  $\lambda = 0$ ,  $\mu_n C_{ox} = 22\mu\text{A}/\text{V}^2$ 
  - a. Determine the required aspect ratio
  - b. Determine  $V_{IL}$  and  $V_{IH}$
  - c. Determine noise margins  $NM_L$  and  $NM_H$ .
- 2) Draw the layout of the resistive-load inverter designed in Problem 1 using a polysilicon resistor with sheet resistivity of  $25 \Omega/\text{square}$  and the minimum feature size of  $2 \mu\text{m}$ . It should be noted that  $L$  stands for the effective channel length which is related to the mask channel length as  $L = L_M + \delta - 2 L_D$ , where we assume  $\delta$  (process error) =  $0$  and  $L_D = 0.25 \mu\text{m}$ . To save chip area, use minimum sizes for  $W$  and  $L$ . Also, the circuit area can be reduced by using the folded layout (snake pattern) of the resistor.
- 3) Draw cross-sections of the following device along the lines A-A' and B-B'.



- 4) Consider the following nMOS inverter circuit which consists of two enhancement-type nMOS transistors, with the parameters:

$$\begin{aligned}
 V_{T0} &= 0.8 \text{ V} \\
 \mu_n C_{ox} &= 45.0 \text{ } \mu\text{A/V}^2 \\
 \gamma &= 0.38 \text{ V}^{1/2} \\
 |2\phi_F| &= 0.6 \text{ V} \\
 \lambda &= 0 \\
 V_{DD} &= 5.0 \text{ V}
 \end{aligned}$$



- 5)
- Calculate  $V_{OH}$  and  $V_{OL}$  values. Note that the substrate-bias effect of the load device must be taken into consideration.
  - Interpret the results in terms of noise margins and static (DC) power dissipation.
  - Calculate the steady-state current which is drawn from the DC power supply when the input is a logic "1", i.e., when  $V_{in} = V_{OH}$

- 6) Design of a depletion-load nMOS inverter:

$$\begin{aligned}
 V_{DD} &= 5\text{V}, & V_{T0} &= 0.8\text{V (E-type)}, & V_{T0} &= -2.8\text{V (D-type)} \\
 \gamma &= 0.38\text{V}^{1/2}, & \mu_n C_{ox} &= 30\mu\text{A/V}^2, & |2\Phi_F| &= 0.6\text{V}
 \end{aligned}$$

- Determine the (W/L) ratios of both transistors such that:
  - the static (DC) power dissipation for  $V_{in} = V_{OH}$  is  $250 \mu\text{W}$ , and
  - $V_{OL} = 0.3\text{V}$
- Calculate  $V_{IL}$  and  $V_{IH}$  values, and determine the noise margins.
- Plot the VTC of the inverter circuit.

- 7) Consider CMOS inverter with the following parameters:

$$\begin{aligned}
 \text{NMOS:} & & V_{T0,n} &= 0.6 \text{ V} & \mu_n C_{ox} &= 60 \mu\text{A/V}^2 & (W/L)_n &= 8 \\
 \text{PMOS:} & & V_{T0,p} &= 0.7 \text{ V} & \mu_p C_{ox} &= 25 \mu\text{A/V}^2 & (W/L)_p &= 12
 \end{aligned}$$

Calculate the noise margins and the switching threshold ( $V_{th}$ ) of this circuit. The power supply is  $V_{DD} = 3.3 \text{ V}$ .


- 8) Design of a CMOS inverter circuit:

Use the same device parameters as in problem 6.

The power supply  $V_{DD} = 3.3 \text{ V}$ . The channel length of both transistors is  $L_n = L_p = 0.8 \mu\text{m}$ .

- a) Determine the  $(W_n / W_p)$  ratio so that the switching (inversion) threshold voltage of the circuit is  $V_{th} = 1.4 \text{ V}$ .
- b) The CMOS fabrication process used to manufacture this inverter allows a variation of the  $V_{T0,n}$  value by  $\pm 15\%$  around its normal value, and a variation of the  $V_{T0,p}$  value by  $\pm 20\%$  around its normal value. Assuming that all other parameters (such as  $\mu_n, \mu_p, C_{ox}, W_n, W_p$ ) always retain their nominal values, find the upper and lower limits of the switching threshold voltage ( $V_{th}$ ) of this circuit.


9) Consider the CMOS inverter designed in problem 7, with the following circuit configuration



- a) Calculate the output voltage level  $V_{out}$ .
  - b) Determine if the process-related variation of  $V_{T0,n}$  of M3 has any influence upon the voltage  $V_{out}$ .
  - c) Calculate the total current being drawn from the power supply source, and determine its variation due to process-related threshold voltage variations.
- 10) Consider a CMOS inverter, with the following device parameters:
- |       |                             |                                     |
|-------|-----------------------------|-------------------------------------|
| NMOS: | $V_{T0,n} = 0.6 \text{ V}$  | $\mu_n C_{ox} = 60 \mu\text{A/V}^2$ |
| PMOS: | $V_{T0,p} = -0.8 \text{ V}$ | $\mu_p C_{ox} = 20 \mu\text{A/V}^2$ |
- Also consider:  $V_{DD} = 3$        $\lambda = 0$
- a) Determine the  $(W/L)$  ratios of the NMOS and the PMOS transistor such that the switching threshold is  $V_{th} = 1.5 \text{ V}$ .
  - b) Plot the VTC of the CMOS inverter using SPICE.
  - c) Determine the VTC of the inverter for  $\lambda = 0.05$  and  $\lambda = 0.1 \text{ V}^{-1}$ .
  - d) Discuss how the noise margins are influenced by non-zero  $\lambda$  value. Note that transistors with very short channel lengths tend to have

larger  $\lambda$  values than long-channel transistors.

- 11) Consider the CMOS inverter designed in problem 9 above, with  $\lambda = 0.1 \text{ V}^{-1}$ . Now consider a cascade connection of four identical inverters, as shown.



- If the input voltage is  $V_{in} = 1.55 \text{ V}$ , find  $V_{out1}$ ,  $V_{out2}$ ,  $V_{out3}$  and  $V_{out4}$ . (note that this requires solving KCL equations for each subsequent stage, using the non-zero  $\lambda$  value).
- How many stages are necessary to restore a true logic output level?
- Verify your result with SPICE simulation.