

# Overloaded CDMA Crossbar for Network-On-Chip

Khaled E. Ahmed, *Member, IEEE*, Mohamed R. Rizk, *Senior Member, IEEE*,  
and Mohammed M. Farag, *Member, IEEE*

**Abstract**—On-chip interconnects are the performance bottleneck in modern system-on-chips. Code-division multiple access (CDMA) has been proposed to implement on-chip crossbars due to its fixed latency, reduced arbitration overhead, and higher bandwidth. In CDMA, medium sharing is enabled in the code space by assigning a limited number of  $N$ -chip length orthogonal spreading codes to the processing elements sharing the interconnect. In this paper, we advance overloaded CDMA interconnect (OCI) to enhance the capacity of CDMA network-on-chip (NoC) crossbars by increasing the number of usable spreading codes. Serial and parallel OCI architecture variants are presented to adhere to different area, delay, and power requirements. Compared with the conventional CDMA crossbar, on a Xilinx Artix-7 AC701 FPGA kit, the serial OCI crossbar achieves 100% higher bandwidth, 31% less resource utilization, and 45% power saving, while the parallel OCI crossbar achieves  $N$  times higher bandwidth compared with the serial OCI crossbar at the expense of increased area and power consumption. A 65-node OCI-based star NoC is implemented, evaluated, and compared with an equivalent space division multiple access based torus NoC for various synthetic traffic patterns. The evaluation results in terms of the resource utilization and throughput highlight the OCI as a promising technology to implement the physical layer of NoC routers.

**Index Terms**—Code-division multiple access (CDMA) interconnect, CDMA router, network-on-chip (NoC), NoC physical layer, overloaded CDMA crossbar.

## I. INTRODUCTION

ON-CHIP communications profoundly impact the overall area, performance, and power consumption of modern system-on-chips (SoCs). Increasing the communication overhead degrades the speedup achieved by parallel computing according to Amdahl's law [1]. Therefore, developing efficient high-performance on-chip interconnects has been of paramount importance for the parallel and high-performance computing technologies. Networks-on-chips (NoCs) are the most scalable interconnection paradigm that is capable of addressing various application needs and meet different performance requirements of heavy workloads [2], including latency via adaptive routing [3], throughput via improved path diversity [4], power dissipation by optimizing the NoC to targeted workloads [5], and flexibility by run-time configuration [6].

In NoCs, data are treated as packets, while on-chip processing elements (PEs) are considered as network nodes interconnected via routers and switches. NoCs provide a scalable

solution for large SoCs, but they exhibit increased power consumption and large resource overheads [7]. The NoC layering model splits the transaction into four layers: 1) application; 2) transport; 3) network; and 4) physical layers [8]. A crossbar is the basic building block of the NoC physical layer. A crossbar switch is a shared communication medium adopting a multiple access technique to enable physical packet exchange. The main resource sharing techniques adopted by existing NoC crossbars are time-division multiple access (TDMA), where the physical link is time shared between the interconnected PEs [9], and space-division multiple access (SDMA), where a dedicated link is established between every pair of interconnected PEs [10]. The physical layer of an NoC router also contains buffering and storage devices [7].

Code-division multiple access (CDMA) is another medium sharing technique that leverages the code space to enable simultaneous medium access. In CDMA channels, each transmit–receive (TX-RX) pair is assigned a unique bipolar spreading code and data spread from all transmitters are summed in an additive communication channel. The spreading codes in classical CDMA systems are orthogonal—cross correlation between orthogonal codes is zero—which enables the CDMA receiver to properly decode the received sum via a correlator decoder. Classical CDMA systems rely on Walsh–Hadamard orthogonal codes to enable medium sharing. CDMA has been proposed as an on-chip interconnect sharing technique for both bus and NoC interconnect architectures [11]. Many advantages of using CDMA for on-chip interconnects include reduced power consumption, fixed communication latency, and reduced system complexity [12]. A CDMA switch has less wiring complexity than an SDMA crossbar and less arbitration overhead than a TDMA switch, and thus provides a good compromise of both. However, only basic features of the CDMA technology have been explored in the on-chip interconnect literature.

Overloaded CDMA is a well-known medium access technique deployed in wireless communications where the number of users sharing the communication channel is boosted by increasing the number of usable spreading codes at the expense of increasing multiple-access interference (MAI) [13]. The overloaded CDMA concept can be applied to on-chip interconnects to increase the interconnect capacity.

In our previous works, we applied the overloaded CDMA concept to CDMA-based on-chip buses and presented two approaches, namely, MAI-based and difference-based overloaded CDMA interconnects, to increase the bus capacity by 25% and 50%, respectively [14], [15]. In this paper, we apply the overloaded CDMA concept to NoCs and advance a novel overloaded CDMA interconnect (OCI) crossbar architecture

Manuscript received June 26, 2016; revised October 14, 2016 and December 29, 2016; accepted January 20, 2017.

The authors are with the Electrical Engineering Department, Alexandria University, Alexandria, Egypt (e-mail: k.e.elsayed@ieee.org; mohamed.rizk@alexu.edu.eg; mmorsy@alexu.edu.eg).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2017.2664660

to increase the CDMA router capacity by 100% at marginal cost. Crossbar overloading relies on exploiting special properties of the used orthogonal spreading code set, namely, Walsh–Hadamard codes, to add a set of nonorthogonal spreading codes that can be uniquely identified on the receiver side.

The contributions of this paper are as follows.

- 1) Introduce two novel approaches that can be deployed in CDMA NoC crossbars to increase the router capacity and, consequently, bandwidth by 100% at marginal cost.
- 2) Present the OCI mathematical foundations, spreading code generation procedures, and OCI-based router architectures.
- 3) Develop and evaluate the OCI-based routers built on a Xilinx Artix-7 AC701 evaluation kit and using a 65-nm ASIC technology for several synthetic traffic patterns and compare their latency, bandwidth, and power consumption with the basic CDMA and SDMA switching topologies.

The rest of this paper is organized as follows. The work related to on-chip CDMA interconnects is presented in Section II. Preliminaries of overloaded CDMA in wireless communications, the classical CDMA crossbar architecture, and on-chip CDMA mathematical foundations are introduced in Section III. Fundamentals and mathematical foundations of the OCI code design, serial and parallel OCI crossbar architectures and building blocks, and complexity analysis of the OCI crossbar switches are described in Section IV. The performance evaluation and a comparative analysis of the OCI crossbar switches and OCI-based NoCs are advanced in Section V. Conclusions and future work are portrayed in Section VI.

## II. RELATED WORK

Using CDMA as a medium access scheme in crossbar switches provides favorable qualities like the fixed transaction latency and low arbitration overhead. Nikolic *et al.* [16] have proposed a scalable CDMA-based peripheral bus to decrease the number of parallel transfer lines and point-to-point (PTP) buses and to avoid the overhead of TDMA arbiters. This approach reduces the pin count when used at the interface of multiple peripherals to multiple PEs since the data from the peripherals are added and transmitted on fewer lines. The increase in the transaction latency due to data spreading is acceptable because peripherals usually operate at lower frequencies than the master PEs. A master–slave bus wrapper has been presented in [17] and [18], where the data are bundled and spread using orthogonal CDMA codes to decrease the number of parallel transfer lines. The control signals are not encoded to facilitate interconnection to other TDMA buses.

Another CDMA bus implementation has been compared with a TDMA split transaction bus in [11]. The results show that the CDMA bus outperforms the split transaction bus as the number of PEs increases since the CDMA bus avoids bus contention and queuing delays, which hinder the scalability of a TDMA bus. A multilevel 2-bit CDMA bus has been utilized in [19] as an input/output (I/O) reconfiguration scheme that also demonstrates a reduction in the bus contention over the

TDMA bus. CDMA and TDMA have been combined in the CT-Bus where data are multiplexed over both the time and code domains [12]. The CT-Bus depicts that the communication overhead of CDMA is lower than that of TDMA as the CDMA bus controller is required to assign only spreading codes, while the TDMA controller must perform arbitration every clock cycle. The CT-Bus performance surpasses its TDMA counterpart for heterogeneous traffic since it combines the TDMA bus scalability with the CDMA channel continuity.

A CDMA-based NoC has been compared with a PTP bidirectional ring-based NoC in [20], and the comparison shows that the CDMA NoC’s fixed data transfer latency is equal to the best case latency of the PTP of the same channel width. The fixed data transfer latency of the CDMA NoC is attributed to concurrent interconnect sharing by the network nodes. A hierarchical CDMA star NoC router has been presented in [21] and [22]. The CDMA router is connected in a star–star topology and a star-mesh topology and compared with pure mesh and fat tree topologies. The CDMA star NoC demonstrates fewer resources and routing complexity than its rivals. The maximum hop count of the CDMA star NoC router is lower than that of the compared topologies due to the concurrent transmission of packets through the router. The CDMA interconnect topology presented in [21] and [22] is made scalable either by doubling the number of chips in the Walsh code set to double the number of ports that can be connected to the router or by using more routers in a star or mesh fashion. The CDMA encoding and decoding operations are local to the router, and therefore, the same Walsh codes can be reused in each NoC router.

A CDMA-based multicast switch has been employed in a 2-D mesh NoC in [23]. The CDMA-based switch allows simultaneous packet transmission due to code-space multiplexing. This approach reduces the hop count in multicasting schemes and allows packets to reach the destination PEs simultaneously, which is preferred in real-time applications. A 14-node CDMA-based network has been developed in [24]. The assignment of spreading codes to TX-RX pairs is dynamic based on the request from each node. Two architectures have been introduced in the CDMA-based network: a serial CDMA network, where each data chip in the spreading code is sent in one clock cycle, and a parallel CDMA network, where all data chips are sent in the same cycle. The CDMA-based serial and parallel networks have been compared with a conventional CDMA network, a mesh-based NoC, and a TDMA bus. For the same network area, the bandwidth of the parallel CDMA network is higher than the throughput of the mesh-based NoC and the TDMA bus due to the simultaneous medium access nature of CDMA.

Standard basis codes are proposed as a replacement to Walsh CDMA codes in [25]. Standard basis codes resemble the TDMA signaling scheme because each code consists of only a single chip of one and the remaining chips are zeros. The orthogonality of TDMA codes is attributed to that the phase shift of the one chip is an integer number of the code duration indicating that the cross correlation between various codes is zero. The orthogonality of TDMA codes enables them to replace the Walsh codes as spreading and despreading CDMA

209 codes, which reduces the complexity of the channel adder and  
 210 decoder as the maximum sum of the TDMA codes is one.

211 Most related works proposing CDMA for on-chip intercon-  
 212 nects investigate only architectural and topological enhance-  
 213 ments of the basic wireless spread spectrum CDMA scheme.  
 214 In this paper, a different aspect of the CDMA technology for  
 215 on-chip interconnects is addressed, which is increasing the  
 216 interconnect capacity by applying overloaded CDMA to the  
 217 existing on-chip CDMA-based NoC routers. To the best of our  
 218 knowledge, we are the first group to investigate this specific  
 219 point in this paper and its precedings [14], [15].

### 220 III. PRELIMINARIES

221 In this section, overloaded CDMA in wireless commu-  
 222 nications and the requirements of its on-chip interconnect  
 223 counterpart and preliminaries of the classical on-chip CDMA  
 224 switch presented by Nikolic *et al.* [16] are presented.

#### 225 A. Overloaded CDMA in Wireless Communications

226 Direct sequence spread spectrum CDMA (DSSS-CDMA) is  
 227 a leading approach for medium sharing in wireless communi-  
 228 cations where a set of orthogonal spreading codes composed of  
 229 a stream of chips of length  $N$  are multiplied by the transmitted  
 230 data bits such that each data bit is spread in  $N$  cycles  
 231 [26, Ch. 2]. A unique spreading code is assigned to every  
 232 TX-RX pair sharing the communication channel. Data streams  
 233 of users sharing the channel are spread and simultaneously  
 234 transmitted to an additive communication channel. Despread-  
 235 ing is achieved by applying the correlation operation to the  
 236 received sum, where each receiver can extract its data by  
 237 correlating it with the assigned spreading code. Orthogonality  
 238 between spreading codes guarantees unique identification of  
 239 every code received in the channel sum by exploiting the  
 240 associative and distributive properties of the addition opera-  
 241 tion carried out by the communication channel. In wireless  
 242 communications, random effects such as noise, fading, and  
 243 multipath arising in the communication channel affect proper  
 244 identification of the received sum, which increases the bit error  
 245 rate (BER) of the received data.

246 Unfortunately, the number of orthogonal codes in a spread-  
 247 ing code set is usually limited to the spreading code length  $N$ ,  
 248 which reduces the channel utilization efficiency. Overloaded  
 249 CDMA has been proposed in the wireless communication  
 250 literature to increase the number of spreading codes by adding  
 251 nonorthogonal codes that can be identified on the receiver  
 252 side [13]. Increasing the channel utilization comes at the  
 253 expense of relaxing the orthogonality requirements of the  
 254 spreading codes and increasing MAI, which consequently  
 255 increases the BER. The proposed overloaded CDMA spread-  
 256 ing codes in wireless communications are accompanied with  
 257 complicated receiver structures making use of multiuser detec-  
 258 tion instead of the simple correlator or matched filter receiver  
 259 employed in basic DSSS-CDMA.

260 In this paper, we apply the overloaded CDMA concepts  
 261 developed in the wireless communication field to on-chip  
 262 interconnects to increase the CDMA-based NoC capacity.  
 263 However, on-chip interconnects are significantly different from




Fig. 1. (a) CDMA NoC router architecture. (b) Classical CDMA crossbar.

264 wireless communication channels on both the characteristic  
 265 and requirement levels. In the following, basic features of  
 266 overloaded CDMA will be enumerated from the on-chip inter-  
 267 connect perspective to sum up the OCI design considerations.

- 268 1) Overloaded CDMA is a medium access technique  
 269 deployed in wireless communications based  
 270 on DSSS-CDMA.
- 271 2) The complexity of wireless overloaded CDMA limits  
 272 its applicability for on-chip interconnects, which require  
 273 simple communication schemes to meet the performance  
 274 requirements.
- 275 3) Despite that wireless CDMA is usually adopted in con-  
 276 junction with other modulation techniques, only baseband  
 277 binary CDMA is considered for on-chip interconnects,  
 278 which can be directly implemented in digital platforms  
 279 such as FPGAs.
- 280 4) Because only digital on-chip interconnects are consid-  
 281 ered, random effects arising in analog communication  
 282 channels such as noise, fading, and MAI can be effi-  
 283 ciently mitigated using error detection and correction  
 284 techniques [27]. Therefore, such random effects are  
 285 neglected in this paper.
- 286 5) Consequently, due to the last two assumptions, the com-  
 287 plexity of the CDMA receivers can be significantly  
 288 reduced to fit the on-chip interconnect requirements.

#### 289 B. Classical CDMA Crossbar Switch

290 Fig. 1(a) illustrates the high-level architecture of a  
 291 CDMA-based NoC router. The physical layer of the router  
 292 is based on the classical CDMA switch presented by  
 293 Nikolic *et al.* [16] and illustrated in Fig. 1(b). The switch  
 294 is composed of a number of XOR encoders, a channel adder, and  
 295 accumulator-based decoders. In the encoder, an  $N$ -chip length  
 296 binary orthogonal code, generated from a Walsh spreading  
 297 code set, is XORed with the transmitted data bit and sent out  
 298 serially, indicating that a single bit is spread in a duration of  
 299  $N$  clock cycles. Therefore, the crossbar transaction frequency  
 300  $f_t$  and operating clock frequency  $f_c$  are related as  $f_t = f_c/N$ .  
 301 The number of TX-RX ports sharing the CDMA router equals

302  $M = N - 1$  for Walsh spreading codes. Serial streams from  
 303 all transmit PEs sharing the crossbar are added together and  
 304 the binary sum is sent to a decoding circuit feeding the  
 305 receiving ports. Binary encoding and signaling are preferred  
 306 over multilevel signaling for implementing the channel adder  
 307 due to its superior performance, reliability, and its inherent  
 308 support by digital platforms. The data sent over the CDMA  
 309 crossbar switch are given by the following equation:

$$310 \quad S(i) = \sum_{j=1}^M d(j) \oplus C_o(j, i) \quad (1)$$

311 where  $S(i)$  is an  $m$ -bit binary number representing the channel  
 312 sum at the  $i$ th clock cycle, the crossbar width  $m = \lceil \log_2 M \rceil$ ,  
 313  $d(j)$  is the data bit from the  $j$ th encoder,  $C_o(j, i)$  is the  
 314  $i$ th chip of the  $j$ th orthogonal spreading code, and  $\oplus$  is the  
 315 XOR operation. In the ordinary CDMA crossbar, the adder has  
 316  $M = N - 1$  input bits and  $m = \lceil \log_2 M \rceil = \log_2 N$  output  
 317 bits.

318 The decoder is implemented as a wrapper that cross cor-  
 319 relates the serialized channel sum with the signature code  
 320 assigned to the TX-RX pair. The decoding process is peri-  
 321 odic and the decoding cycle lasts for  $N$  clock cycles. The  
 322 despreading operation is realized using a correlator decoder  
 323 that correlates the received channel sum with the spreading  
 324 code assigned to the TX-RX pair. As the spreading codes  
 325 are generated from the bipolar Walsh code family, the cor-  
 326 relation process mainly involves two operations: multiplying  
 327 the received sum by  $\pm 1$  according to the spreading code  
 328 and accumulation. However, multiplication can degrade the  
 329 router's performance. Fortunately, the spreading codes are  
 330 bipolar—composed of only ( $\pm 1$ ) chips—eliminating the need  
 331 for the expensive multiplication operation and reducing it to  
 332 simple addition and subtraction operations.

333 Two accumulators are used to realize the correlator decoder.  
 334 According to the assigned CDMA code, the received sum is  
 335 passed to the zero accumulator when the current chip value is  
 336 "0" and to the one accumulator when the chip value is "1,"  
 337 which is equivalent to multiplying the crossbar sum by  $\pm 1$ .  
 338 At the  $u$ th decoder and  $i$ th cycle, the inputs to the zero and  
 339 one accumulators ( $\text{In}_z(i)$  and  $\text{In}_o(i)$ ) are given by

$$340 \quad \text{In}_z(i) = \overline{C_o(u, i)} \cdot S(i), \quad \text{In}_o(i) = C_o(u, i) \cdot S(i) \quad (2)$$

341 where  $C_o(u, i)$  is the despreading chip of the  $u$ th decoder.

342 The one and zero accumulator circuits accumulate their  
 343 inputs during the decoding cycle and are reset to zero at the  
 344 end of each decoding cycle. The values held by the zero and  
 345 one accumulators are given by the following equations:

$$346 \quad \text{Acc}_z = \sum_{i=1, i \neq j}^N \text{In}_z(i), \quad \text{Acc}_o = \sum_{j=1, j \neq i}^N \text{In}_o(i) \quad (3)$$

347 where  $0 < i, j \leq N$  and the indexes  $i$  and  $j$  do not take the  
 348 same value for both  $\text{Acc}_z$  and  $\text{Acc}_o$ .

349 Consequently, each accumulator adds  $N/2$  different inputs  
 350 during the decoding cycle because the spreading codes are  
 351 balanced—the number of zeroes equals the number of ones  
 352 in a balanced code. At the end of the decoding cycle, the

decoder has received the sum of spreading codes or their com- 353  
 354 plements encoded according to the data spread by the transmit  
 355 ports. Decoding the crossbar sum containing an orthogon- 356  
 357 al code or its complement using other orthogonal codes  
 358 (cross-correlation) results in adding the same value to both 359  
 360 accumulators. Decoding the crossbar sum containing an  
 361 orthogonal code or its complement using the same code  
 362 (autocorrelation) makes the value of one accumulator greater 363  
 364 than the other accumulator by the number of ones in the  
 365 code, which equals  $N/2$  for balanced spreading codes. The  
 366 cross correlation between orthogonal codes yields zero, while  
 367 autocorrelation (multiplying the code by itself or its comple- 368  
 369 ment) yields  $\pm N/2$ . Therefore, the difference between the  
 370 one and zero accumulators is always  $\pm N/2$  for orthogonal  
 371 spreading codes. This can be directly derived for the accumu-  
 372 lator decoder using the correlation definition and Walsh code  
 373 orthogonal property. For bipolar Walsh codes, the CDMA sum  
 374 can be written as

$$371 \quad S = \sum_{j=1}^M (-1)^{d(j)} C_o(j) \quad (4)$$

372 where  $S$  is the  $N$ -cycle waveform of the crossbar sum,  $d(j)$   
 373 are the data sent by the  $j$ th user, and  $C_o(j)$  is the orthogonal  
 374 code assigned to user  $j$ . The decoding operation at the  $k$ th  
 375 receiver is achieved by correlating the crossbar sum by the  
 376  $k$ th spreading code as follows:

$$377 \quad R(k) = C_o(k) \cdot S = C_o(k) \cdot \sum_{j=1}^M (-1)^{d(j)} C_o(j) \\
 378 = \sum_{j=1}^M (-1)^{d(j)} C_o(j) \cdot C_o(k) = (-1)^{d(j)} C_o(k) \cdot C_o(k) \\
 379 + \sum_{j=1, j \neq k}^M (-1)^{d(j)} C_o(j) \cdot C_o(k) = (-1)^{d(j)} N/2 \quad (5)$$

380 where  $R(k)$  is the correlator output of the  $k$ th decoder,  
 381  $M = N - 1$  for orthogonal Walsh codes, the autocorrelation  
 382 term  $C_o(k) \cdot C_o(k)$  yields  $N/2$  for a balanced binary spreading  
 383 code of length  $N$ , and the cross-correlation term  $C_o(k) \cdot C_o(j)$   
 384 yields zero for any orthogonal spreading codes with different  
 385  $k \neq j$ . At the end of the decoding cycle, the difference  
 386 between the two accumulators is always  $N/2$  in the MAI- and  
 387 noise-free crossbar, e.g., for  $N = 8$ , the difference between  
 388 the two accumulators is 4. Comparing the two accumulators  
 389 directly indicates the encoded data via the sign of  $R(k)$ ; if the  
 390 zero accumulator's content is greater than the one accumula-  
 391 tor's content, the sent data bit is "1"; otherwise, the bit is "0."  
 392 Therefore, the correlation operation can directly determine the  
 393 encoded data without errors due to neglecting random effects.  
 394 The main advantage of the accumulator decoder is replacing  
 395 the multiplication-based correlator with an addition-based one.

#### 396 IV. OVERLOADED CDMA INTERCONNECT

397 Fig. 1(a) illustrates the high-level architecture of the  
 398 CDMA-based NoC router. The CDMA router has  $M$  trans-  
 399 mit/receive ports. The main difference between the overloaded

and classical CDMA routers is that  $M > N - 1$  for the former due to channel overloading. Each PE is connected to two network interfaces (NIs), transmit and receive NI modules. During packet transmission from a PE, the packet is divided into flits to be stored in the transmit NI first-input first-output (FIFO). The router arbiter then selects  $M$  winning flits at most from the top of the NI FIFOs to be transmitted during the current transaction. The selected flits must all have an exclusive destination address to prevent conflicts, and a winner from two conflicting flits is selected according to the router's priority scheme. The employed priority scheme is the fixed winner that takes all priority schemes; only one of the transmitters is given a spreading code and is acknowledged to start encoding. Once done, the router assigns CDMA codes to each transmit and receive NI. NIs with empty FIFOs or conflicting destinations are assigned all-zero CDMA codes such that they do not contribute MAI to the CDMA channel sum. Afterward, flits from each NI are spread by the CDMA codes in the encoder module.

The data are spread into  $N$  chips, where  $N$  is the CDMA code length that equals the number of clock cycles in a single crossbar transaction. Spread data chips from all encoders are summed by the CDMA crossbar adder and the sum is sent out serially to all decoders. The encoding/decoding process lasts for  $N$  clock cycles synchronized via a counter. At each decoder, the assigned code is cross correlated with the received sum to decode the data from the summed chips. The decoded flits are stored in the receive NI FIFOs until they are read by the PEs. In this paper, we focus on the high-level architecture and implementation details of the overloaded CDMA crossbar represented by the gray block in Fig. 1(a).

A store and forward flow control and a deterministic routing algorithm are employed in the OCI router. The routing algorithm lies at the network layer, which is a higher layer than the physical layer containing the crossbar switch. According to the OSI model design principles, each layer of the model exists as an independent layer. Theoretically, one can substitute one protocol for another at any given layer without affecting the operation of layers above or below. Thus, using the same flow control protocol and routing algorithm enables comparing the OCI-based router with SDMA- and TDMA-based routers.

#### 442 A. OCI Crossbar High-Level Architecture

443 The main objective of this paper is increasing the number of  
 444 ports sharing the ordinary CDMA crossbar presented in [17],  
 445 while keeping the system complexity unchanged using simple  
 446 encoding circuitry and relying on the accumulator decoder  
 447 with minimal changes. To achieve this goal, some modifica-  
 448 tions to the classical CDMA crossbar are advanced. Fig. 2  
 449 depicts the high-level architecture of the OCI crossbar for a  
 450 single-bit interconnection. The same architecture is replicated  
 451 for a multibit CDMA router.  $M$  TX-RX ports share the CDMA  
 452 router, where spread data from the transmit ports are added  
 453 using an arithmetic binary adder having  $M$  binary inputs  
 454 and an  $m$ -bit output, where  $m = \lceil \log_2 M \rceil$ . The adder is  
 455 implemented in both the reference and pipelined architectures.

A controller block is used for code assignment and arbitration tasks. Each PE is interfaced to an encoder/decoder wrapper enabling data spreading/despreading.

Unlike orthogonal spreading codes, which are XORed with the binary data bit, an AND gate is utilized to spread data using nonorthogonal spreading codes. The AND gate encoder works as follows: if the transmitted data bit is "0," it sends a stream of zeros during the whole spreading cycle, which does not cause MAI on the channel; if the transmitted data bit is "1," the encoder sends a nonorthogonal spreading code. Therefore, the additional MAI spreading code will either contribute an MAI value of one or zero each clock cycle because the encoder is an AND gate. The XOR encoder of the ordinary CDMA crossbar cannot be used to encode the OCI codes because it only complements the spreading code chips, so an XOR gate will cause MAI to the crossbar whether the data bit is "0" or "1." A hybrid encoder is developed for both orthogonal and nonorthogonal spreading with an XOR gate, an AND gate, and a multiplexer unit, as shown in Fig. 2. Two decoder types are implemented for orthogonal and nonorthogonal data. More details about each component of the OCI crossbar will be presented in Section IV-C after describing the OCI code design procedures and decoding scheme in Section IV-B.

#### 479 B. OCI Code Design

480 The Walsh-Hadamard spreading code family has a featured  
 481 property that enables CDMA interconnect overloading. The  
 482 difference between any consecutive channel sums of data  
 483 spread by the orthogonal spreading codes for an odd number  
 484 of TX-RX pairs  $M$  is always even, regardless of the spread  
 485 data. This property means that for the  $N - 1$  TX-RX pairs  
 486 using the Walsh orthogonal codes, one can encode additional  
 487  $N - 1$  data bits in consecutive differences between the  $N$   
 488 chips composing the orthogonal code. Thus, exploiting this  
 489 property enables adding 100% nonorthogonal spreading codes,  
 490 which can double the capacity of the ordinary CDMA crossbar.  
 491 In this section, the code design methodology, mathematical  
 492 foundations, and the decoding details of both T-OCI and  
 493 P-OCI codes are provided. The notations used throughout this  
 494 paper are listed in Table I.

495 An AND gate encoder is used to encode data with  
 496 nonorthogonal spreading codes as shown in Fig. 2(a). There-  
 497 fore, for a nonorthogonal encoder, if data to transmit are  
 498 one, a single spreading chip at a specific time slot in the  
 499 spreading cycle is added to the channel sum, which causes  
 500 the consecutive sum difference to deviate. The nonorthogonal  
 501 codes imitate the TDMA signaling scheme as each code is  
 502 composed of a single chip of "1" sent in a specific time slot.  
 503 The encoding/decoding scheme presented in this paper provide  
 504 a novel approach that enables coexistence between CDMA  
 505 and TDMA signals in the same shared medium. Therefore,  
 506 the developed encoder is called TDMA overloaded on CDMA  
 507 interconnect (T-OCI). Fig. 3 shows an encoding/decoding  
 508 example of two T-OCI codes for a spreading code of length  
 509  $N = 8$ . An odd number of orthogonal codes must be used  
 510 simultaneously to preserve the even difference property of  
 511 Walsh codes.




Fig. 2. High-level architecture and building blocks of the OCI crossbar. (a) T-OCI/P-OCI hybrid encoder. (b) T-OCI nonorthogonal decoder. (c) P-OCI nonorthogonal decoder. (d) T-OCI pipelined crossbar tree adder, in which the adder is replicated  $N$  times for P-OCI crossbar. (e) P-OCI orthogonal decoder. (f) T-OCI orthogonal decoder.

TABLE I  
DEFINITION OF NOTATIONS

Notation	Description
$N$	Orthogonal spreading code Length
$M$	Number interconnected ports
$m$	Number of crossbar adder wires
$S$	Sum of CDMA chips carried by the channel
$d_C$	Data bit encoded by an orthogonal CDMA code
$d_T$	Data bit encoded by a non-orthogonal TDMA code
$C_o(j)$	The $j^{\text{th}}$ chip of the orthogonal CDMA code
$T(j)$	The $j^{\text{th}}$ chip of the non-orthogonal TDMA code
$C_n$	TDMA MAI code (non-orthogonal spread data)
$R(k)$	Output of the $k^{\text{th}}$ correlator decoder

512 TDMA codes cause MAI to the sum of CDMA spread data.  
 513 The equation of the crossbar sum for both CDMA and TDMA  
 514 encoded data can be written as

$$515 S = \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + \sum_{j=N+1}^{2N-1} d_T(j) \cdot T(j - N + 1) \quad (6)$$




Fig. 3. Encoding/decoding of three orthogonal codes and two T-OCI codes.

516 where  $S$  is the  $N$ -cycle waveform of the channel sum,  $d_C(j)$  516  
 517 is the orthogonal CDMA data bit sent by the  $j^{\text{th}}$  user,  $d_T(j)$  517  
 518 is the nonorthogonal TDMA data bit sent by the  $j^{\text{th}}$ ,  $C_o(j)$  518  
 519 is the orthogonal code assigned to the  $j^{\text{th}}$  user, and  $T(j - N + 1)$  519  
 520 is the TDMA code assigned to the  $j^{\text{th}}$  user. The TDMA code 520  
 521  $T(i)$  is a single chip of “1” assigned at the  $i^{\text{th}}$  time slot. 521  
 522 The TDMA term of the equation is the sum of products of 522  
 523 TDMA chips and their corresponding data bits. This term can 523  
 524 be viewed as another  $N$ -chip spreading code added to the 524  
 525 orthogonal spread data represented by the first term of the 525  
 526 equation. It should be indicated that the first chip of the TDMA 526  
 527 MAI code is always set to zero ( $T(1) = 0$ ), and the remaining 527  
 528  $N - 1$  chips are assigned according to the encoded data bits; 528



529 this note is the key to properly decode both orthogonal and  
530 nonorthogonal spread data. Equation (6) can be rewritten as  
531 follows:

$$532 \quad S = \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + C_n(d_T) \quad (7)$$

533 where  $C_n(d_T)$  is the TDMA MAI code as a function of the  
534 nonorthogonal data. The number of the crossbar adder output  
535 bits is  $m = \log_2 N + 1$  despite that the number of adder  
536 inputs is  $2(N - 1)$ , which is the total number of orthogonal  
537 and nonorthogonal TX-RX pairs sharing the OCI crossbar.  
538 This is because at any time instance, there can be only  $N$   
539 inputs having a value of “1” in the T-OCI encoding scheme.  
540 The number of the adder output bits is specifically important  
541 because it directly determines the crossbar wiring density.

542 Orthogonal spread data can be still decoded properly using  
543 the accumulator-based correlator. Despreading of the  $k$ th  
544 orthogonal spread data is achieved by multiplying the crossbar  
545 sum by the  $k$ th orthogonal spreading code as follows:

$$546 \quad R(k) = C_o(k) \cdot S = C_o(k) \left( \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + C_n(d_T) \right) \\ 547 \quad = (-1)^{d_C(j)} N/2 + C_o(k) \cdot C_n(d_T). \quad (8)$$

548 The first term of (8) is the autocorrelation term, which is equal  
549 to  $\pm N/2$  according to the data spread  $d_C$ , while the second  
550 term is the cross correlation between the orthogonal spreading  
551 code  $C_o(k)$  and the nonorthogonal MAI TDMA code  $C_n(d_T)$ .  
552 The maximum MAI value contributed by the second term is  
553  $\pm N/2$  because the MAI code is correlated with a balanced  
554 orthogonal code, where the number of “1” chips is equal to the  
555 number of “0” chips and equals  $N/2$ . This case can only occur  
556 if the MAI TDMA code constructed by the nonorthogonal  
557 encoded data is identical to  $C_o(k)$  or its complement  $\overline{C_o(k)}$ ,  
558 which yields  $\pm N/2$ , respectively.

559 As long as the MAI magnitude  $|C_o(k) \cdot C_n(d_T)| < N/2$ ,  
560 the nonzero correlation result will always facilitate proper  
561 decoding of the orthogonal data, where the comparator circuit  
562 can still be used to detect the accumulator sign. The main  
563 challenge is decoding orthogonal data when the MAI TDMA  
564 code is identical to the spreading code or its complement,  
565 which might cause the correlation result to be zero. Zero  
566 correlation indicates either cases of [ $d_C = 0$  and  $C_n(d_T) =$   
567  $\overline{C_o(k)}$ ] or [ $d_C = 1$  and  $C_n(d_T) = C_o(k)$ ]. However, because  
568 the first chip of the MAI TDMA code  $C_n(d_T)$  is always  
569 forced to zero, the first case can be excluded because all  
570 Walsh orthogonal spreading codes start with “0.” Therefore,  
571 the zero correlation result always indicates that the orthogonal  
572 data encoded is “1.”

573 On the other hand, decoding nonorthogonal TDMA data  
574 can be achieved by exploiting the even difference property of  
575 the Walsh orthogonal codes. Because the T-OCI decoding is  
576 achieved by parity checking the difference between consec-  
577 utive crossbar sums, a two-input XOR gate is used. The XOR  
578 gate inputs are the current least significant bit (LSB) of the  
579 crossbar sum and the LSB of the crossbar sum corresponding

to the first chip of the Walsh codes stored in a flip-flop (FF) 580

$$d_T(j) = S(0) \oplus S(j - N + 1). \quad (9) \quad 581$$

The XOR gate output determines the parity of the difference, 582  
and consequently, the nonorthogonal TDMA encoded data. 583

The P-OCI crossbar employs the same Walsh and Over- 584  
loaded Codes as the T-OCI crossbar; however, the data spread- 585  
ing and decoding are parallelized. Instead of using one XOR 586  
gate to encode the data bit using the spreading code,  $N$  XOR 587  
gates are used where the data bit is XORed with the  $N$  chips 588  
of the spreading code in parallel. The nonorthogonal AND gate 589  
encoders are also replicated  $N$  times. Since the  $N$  chips are 590  
available in parallel in the same clock cycle,  $N$  replicas of the 591  
crossbar adder are necessary to add the  $N$  chips from each 592  
transmit port. Therefore, the encoding and decoding equations 593  
governing P-OCI are the same as those of the T-OCI. 594

### 595 C. OCI Crossbar Building Blocks

Two variants are realized for each OCI crossbar, refer- 596  
ence and pipelined architectures. The pipelined architecture is 597  
implemented to increase the crossbar operating frequency, and 598  
consequently, bandwidth by adding nonfunctional pipelining 599  
registers to reduce the crossbar critical path. The OCI crossbar 600  
shown in Fig. 2 is basically composed of three main building 601  
blocks: 1) the encoder wrappers; 2) the decoder wrappers; 602  
and 3) the crossbar adder blocks, which are described in the 603  
following. 604

1) *Crossbar Controller*: At the beginning of each crossbar 605  
transaction, the controller assigns spreading codes to dif- 606  
ferent encoders. The assignment of orthogonal despread- 607  
ing codes to receive ports is fixed, i.e., does not change 608  
between the crossbar transactions. Therefore, for a router 609  
port to initiate the communication with the receive port it 610  
addresses, its encoder must be assigned a spreading code 611  
that matches the destined decoder. If two different ports 612  
request to address the same decoder, the controller allows 613  
one access and suspends the other according to a prede- 614  
fined arbitration scheme. This code assignment scheme is 615  
called receiver-based protocol [20]. In this paper, a static 616  
allocation scheme that allocates fixed spreading codes to 617  
all encoders is used. To interconnect a large number of 618  
PEs, a torus, star, or hybrid NoC topology can be realized 619  
where the assignment of spreading codes is local to each 620  
router. Consequently, each new packet arriving at a router 621  
is assigned a spreading code corresponding to its exit 622  
port decoder. The crossbar controller issues handshake 623  
signals to the transmit and receive ports with matching 624  
spreading codes to enable the transmitter encoders and 625  
receiver decoders. 626

2) *Hybrid Encoder*: The encoder is hybrid, it can encode 627  
both orthogonal and nonorthogonal data. A transmitted 628  
data bit is XORed/ANDed with the spreading code to pro- 629  
duce the orthogonal/nonorthogonal spread data, respec- 630  
tively. A multiplexer chooses between the orthogonal and 631  
nonorthogonal inputs according to the code type assigned 632  
to the encoder as depicted by Fig. 2(a). The encoder is 633  
replicated  $N$  times for the P-OCI crossbar. 634

TABLE II

COMPLEXITY ANALYSIS OF THE CONVENTIONAL CDMA AND OCI CROSSBARS FOR  $N$ -CHIP SPREADING CODES (FOR A GENERIC NUMBER OF PORTS  $2(N - 1)$ ); BOLD NUMBERS BETWEEN BRACKETS ARE NUMERICAL VALUES COMPUTED FOR  $N = 8$  AS AN ILLUSTRATIVE EXAMPLE

Topology	Instances	Crossbar Wires	Encoders	Orthogonal Decoders		Non-orthogonal decoders		Counters
		FF	COMB	FF	COMB	FF	COMB	
Conventional CDMA Crossbar	Encoders: $N - 1$ (7), Orthogonal decoders: $N - 1$ (7)	$\lceil \log_2(N) \rceil$ (3)	1-AND	$\lceil \log_2((N/4) * (N - 1)) \rceil$ (4)	Adder output width: $(\lceil \log_2((N/4) * (N - 1)) \rceil)$ (4)	0	0	Adder wires: $\lceil \log_2(N) \rceil$ (3)
T-OCI Crossbar	Encoders: $2(N - 1)$ (14), Orthogonal decoders: $N - 1$ (7), T-OCI Decoders: $N - 1$ (7)	$\lceil \log_2(N+1) \rceil$ (4)	1-AND, 1-XOR, 1-MUX	$\lceil \log_2((N/4) * (N - 1)) \rceil + 1$ (5)	Adder output width: $(\lceil \log_2((N/4) * (N - 1)) \rceil + 1)$ -bit (5)	2	1-XOR	FFs: $\lceil \log_2(N) \rceil$ (3)
P-OCI Crossbar	Encoders: $2N(N - 1)$ (112), Orthogonal decoders: $N - 1$ (7), T-OCI Decoders: $N - 1$ (7)	$N \lceil \log_2(N + 1) \rceil$ (4)	$N$ -AND, $N$ -XOR, $N$ -MUX	0	Adders: $\sum_{i=0}^{\lceil \log_2 N - 1 \rceil} (\log_2 N - i)$ (6)	0	1-XOR	

3) *Crossbar Adder*: For a spreading code set of length  $N$ , the number of crossbar TX-RX ports is equal to  $M = 2(N - 1)$ . In the T-OCI crossbar, sending a “1” chip to the adder is mutually exclusive between nonorthogonal transmit ports according to the T-OCI encoding scheme. This indicates that among the  $2(N - 1)$  inputs to the adder, there are guaranteed  $(N - 2)$  zeros, while the maximum number of “1” chips is  $N$ . Therefore, a multiplexer is instantiated to select only a single input of the nonorthogonal TDMA encoded data bits and discard the remaining bits that are guaranteed to be “0.” Thus, the adder has only  $N$ -bit inputs,  $N - 1$  from orthogonal encoders, and 1 from the multiplexer, as shown in Fig. 2(d). The sum produced by the adder circuit needs  $(\log_2 N)$  wires. The number of needed stages of registers to pipeline the adder is  $(\log_2 N)$ , as depicted in Fig. 2(d).  $N$  replicas of the crossbar adder are instantiated for the parallel encoding adopted in the P-OCI crossbar.

4) *Custom Decoder*: There are four decoder types for different CDMA decoding techniques: the orthogonal T-OCI and P-OCI decoders and the overloaded T-OCI and P-OCI decoders. The orthogonal T-OCI decoder is an accumulator implementation of the correlator receiver.  $N - 1$  accumulator decoders are instantiated in all CDMA crossbar types for orthogonal data despreading. Instead of implementing two different accumulators (the zero and one accumulator), an up-down accumulator is implemented and the accumulated result is the difference between the two accumulators of the conventional CDMA decoder as shown in Fig. 2(f). The accumulator adds or subtracts the crossbar sum values according to the despreading code chip and resets every  $N$  cycles. The sign bit of the accumulated value directly indicates the decoded data bit, where the positive sign is decoded as “1,” while the negative sign is decoded as “0.” The P-OCI orthogonal decoder shown in Fig. 2(e) differs from the T-OCI orthogonal decoder in receiving the adder sum values concurrently not sequentially; therefore, the accumulator loop is unrolled into a parallel adder.

The T-OCI overloaded decoder depicted in Fig. 2(b) is composed of a 2-bit register to store the LSBs of two sum values, first of which is  $S(0)$  and the second is

$S(j - N + 1)$ , where  $j$  is the number of the T-OCI decoders ( $N \leq j \leq 2N - 2$ ). The two bits are fed to the XOR gate, which decodes nonorthogonal spread data. The T-OCI decoder is replicated  $N$  times to implement the P-OCI decoder of Fig. 2(c). The 2-bit register is not needed anymore because the  $S(0)$  and  $S(j - N + 1)$  values exist in the same cycle. The T-OCI and P-OCI crossbar architectures contain  $(N - 1)$  orthogonal decoders and  $(N - 1)$  overloaded decoders.

Table II provides a comprehensive complexity analysis of the OCI crossbars compared with that of the classical CDMA crossbar as a function of the spreading code length  $N$ . The complexity of all crossbar components is analyzed and expressed in terms of the number of FFs and combinational logic (COMB). Some crossbar components like the counter can be replicated  $M$  times, one replica is used in each decoder. However, the number of such replicated components can be reduced if different decoders can share one replica. Therefore, there is a tradeoff between resource sharing, which reduces resource utilization but increases the wiring density and resource replication. For the orthogonal CDMA decoder, the maximum number of ones the accumulator can add at any decoding cycle is  $(N - 1)$  ones (“1” from each encoder). The accumulator adds the received crossbar sum up for  $N/2$  cycles and subtracts it for  $N/2$  cycles, due to the balanced nature of the Walsh orthogonal codes. During any  $N/2$  cycles, there only exists  $N/4$  “1” chips in each of the  $N - 1$  codes due to the orthogonality property. Therefore, the value stored in the accumulator never exceeds  $N(N - 1)/4$  for orthogonal codes only. Thus, the accumulator and its pipelining register are  $\lceil \log_2(N(N - 1)/4) \rceil$  wide. For the OCI decoder, an additional bit is added to the accumulator output due to increasing the maximum sum value by 1.

For the same number of chips  $N$ , the conventional CDMA and T-OCI crossbar variants exhibit the same latency, which is  $N$  clock cycles because a single data bit is spread in  $N$  chips. The latency of the P-OCI crossbar, however, is only one cycle. The conventional CDMA crossbar utilizes the least area, while the P-OCI crossbar utilizes the largest area due to the additional  $N - 1$  hybrid encoders and  $N - 1$  XOR decoders per spreading chip. However, the area normalized to the number of ports in the T-OCI crossbar is lower than






Fig. 4. Implementation results of the OCI crossbars for a spreading code length  $N = \{8, 16, 32, 64\}$ . (a) Resources as combinational (hashed bars) and noncombinational (solid bars) in LUT-FF/port. (b) Maximum clock frequency  $f_c$  in megahertz. (c) Log-scaled crossbar bandwidth  $BW$  in megabits per second. (d) Dynamic power dissipated  $P_D$  in milliwatts per port. (e) Dynamic power dissipated  $P_D$  in mw/port

720 that in the conventional CDMA crossbar. The P-OCI crossbar  
 721 bandwidth, however, is the highest of the three crossbars. The  
 722 T-OCI crossbar bandwidth is double that of the conventional  
 723 CDMA crossbar because the number of interconnected ports  
 724 is doubled, while the P-OCI bandwidth is  $N \times 100\%$  higher  
 725 than that of the T-OCI crossbar. Therefore, the P-OCI crossbar  
 726 has the highest bandwidth at the expense of higher complex-  
 727 ity, while the conventional CDMA crossbar has the lowest  
 728 bandwidth and complexity and the T-OCI crossbar seizes the  
 729 middle ground in terms of area and bandwidth.

## 730 V. PERFORMANCE EVALUATION

731 In this section, the performance evaluation results of the  
 732 developed OCI crossbars are presented.

### 733 A. OCI Crossbar Evaluation

734 In this section, a comparison among the conventional  
 735 CDMA, T-OCI, and the P-OCI crossbars is drawn. A crossbar  
 736 containing a number of TX-RX ports is built with full capacity,  
 737 i.e., the number of ports is the maximum number offered  
 738 by the crossbar. All CDMA crossbar architectures in both  
 739 the reference and pipelined variants are implemented and  
 740 validated on an Artix-7 AC701 evaluation kit. The developed  
 741 crossbars are evaluated for different spreading code lengths  
 742  $N = \{8, 16, 32, 64\}$ . To establish a fair comparison among  
 743 different crossbar architectures with different numbers of ports,  
 744 all utilization metrics are normalized to the number of crossbar  
 745 ports  $M$ . The evaluation results, including the resource utili-  
 746 zation expressed in the number of lookup tables (LUTs) and  
 747 FFs per port, maximum crossbar frequency, dynamic power  
 748 consumption per port, and crossbar bandwidth, are illustrated  
 749 in Fig. 4.

750 As depicted in Fig. 4(a), for a spreading code of length  $N$ ,  
 751 the resource utilization per port of the T-OCI crossbar is  
 752 lower than that of the ordinary CDMA crossbar by 31%.  
 753 This salient reduction in the normalized resource utilization  
 754 is due to the significant increase in the CDMA interconnect

capacity compared with the marginal overhead added by the  
 crossbar circuitry. On the other hand, the P-OCI crossbar is  
 400% larger than the conventional CDMA crossbar due to  
 the parallel crossbar adders. Increasing the spreading code  
 length  $N$  increases the resource utilization per port, due to the  
 increasing crossbar complexity. Specifically, with increasing  
 $N$ , the size of the crossbar adder and accumulator decoder  
 circuitry increases. The resource utilization of all crossbar  
 pipelined variants is always larger than that of the basic  
 architectures due to the additional nonarchitectural pipelining  
 registers.

For all reference architectures, the operating frequency is  
 limited by the critical path length of the crossbar adder. For  
 various CDMA crossbars of the same spreading code length  
 $N$ , orthogonal spreading and despreading circuits are identical  
 and nonorthogonal data encoders and decoders are running  
 parallel to the orthogonal spreading circuitry with a shorter  
 critical path length. The input size of the adder circuit is  
 equal to  $M$ , the number of transmitting ports, which varies  
 with the CDMA crossbar type. Fig. 4(b) illustrates that for a  
 spreading code of fixed length  $N$ , the crossbar frequency of the  
 overloaded CDMA crossbars is lower than the basic CDMA  
 crossbar frequency due to the increase in the adder circuit size.  
 The pipelined architecture splits the adders' critical path into  
 $\lceil \log_2(N+1) \rceil$  stages, which improves the maximum crossbar  
 frequency at the expense of the extra nonarchitectural registers  
 and output latency. The maximum crossbar frequency in the  
 pipelined architectures no longer depends on the adder, yet it  
 depends on the maximum delay of both the adder stage and I/O  
 circuitry. The crossbar frequency decreases with increasing  $N$   
 for both overloaded and ordinary CDMA crossbars due to the  
 increasing computational complexity of the adders, as shown  
 in Fig. 4(b). The clock frequency of the P-OCI crossbar is  
 higher than that of the T-OCI crossbar due to the absence of the  
 highly loaded synchronization counters and some pipelining  
 registers presented in the T-OCI crossbar.

With increasing  $N$ , the drop in the maximum clock  
 frequency is compensated for by the increase in the

793 crossbar bandwidth, due to the capacity enhancement gained  
 794 by crossbar overloading as shown in Fig. 4(c). The log-  
 795 scaled crossbar bandwidth is plotted for only a single bit per  
 796 port interconnected via the CDMA crossbar. For a fixed  $N$ ,  
 797 the enhancement of the CDMA crossbar bandwidth for the  
 798 P-OCI and T-OCI crossbars over the classical CDMA cross-  
 799 bars is salient. Generally, the CDMA crossbar bandwidth  $BW$   
 800 is given by the following equation:

$$801 \quad BW = W f_c \frac{M}{\Gamma} \quad (10)$$

802 where  $W$  is the port width in bits,  $f_c$  is the crossbar clock  
 803 frequency,  $M$  is the number of crossbar ports, and  $\Gamma$  is the  
 804 number of cycles to encode 1 bit of data from all ports. The  
 805 T-OCI crossbar bandwidth demonstrates a significant increase  
 806 over the ordinary CDMA crossbar as it has an overloading  
 807 ratio of  $M/N = 2$  compared with the basic CDMA crossbar  
 808 ratio of  $M/N = 1$  for the same  $\Gamma = N$  for both crossbars.  
 809 For the P-OCI crossbar, however,  $\Gamma = 1$ , and therefore,  
 810 the bandwidth of the P-OCI crossbar is  $N$  times that of the  
 811 T-OCI crossbar and  $2N$  times that of the conventional CDMA  
 812 crossbar. Fig. 4(d) depicts the bandwidth-to-resource ratio;  
 813 the T-OCI and P-OCI crossbars offer higher ratios compared  
 814 with the conventional CDMA crossbar due to the significant  
 815 bandwidth enhancement compared with the induced marginal  
 816 resource overhead.

817 As illustrated in Fig. 4(e), for a spreading code of fixed  
 818 length  $N$ , the dynamic power dissipation per port, estimated  
 819 by the Xilinx Vivado tool for a single crossbar transaction, is  
 820 decreased by 45% for the T-OCI crossbar due to the offered  
 821 capacity enhancement. However, due to the increased area and  
 822 parallel encoding–decoding of the P-OCI crossbar, its dynamic  
 823 power dissipation is 133% higher than that of the conventional  
 824 CDMA crossbar. With increasing  $N$ , power dissipation per  
 825 port increases for all CDMA crossbars due to the increased  
 826 size and complexity of the crossbar components.

### 827 B. OCI Communication Reliability Considerations

828 Since the OCI scheme relies on adding detectable interfer-  
 829 ence to the interconnect, the robustness of the OCI crossbar  
 830 to noise may be raised as a concern; would the added MAI  
 831 reduce the robustness of the OCI compared with that of the  
 832 conventional CDMA interconnect? According to [27], while  
 833 full-swing digital implementations have typically been able  
 834 to assume BER values less than  $10^{-15}$  over the operating  
 835 range of voltages and frequencies, this assumption does not  
 836 hold true for custom low-swing interconnect implementations  
 837 and modern deep submicrometer circuits. Indeed, in wireless  
 838 communication channels, overloaded CDMA would increase  
 839 the BER compared with the classical CDMA because of  
 840 overloading the channel with MAI. Wireless channels are  
 841 purely analog exposing them to all random effects such as  
 842 noise. On the other hand, the OCI crossbar adopts binary  
 843 signaling to carry the crossbar sum instead of multilevel or  
 844 analog signaling. The binary nature of the OCI interconnect  
 845 enables enhancing its robustness by employing error detection  
 846 and correction techniques to mitigate such random effects.




Fig. 5. BER versus SNR of the OCI and conventional CDMA crossbars in the presence of AWGN.

847 To empirically test the robustness of the OCI crossbar on  
 848 the FPGA platforms, a testbench was applied for  $N = 16$   
 849 OCI crossbar implemented on a Zedboard FPGA evaluation  
 850 kit with a 100-MHz clock frequency and a 1 V core voltage.  
 851 Zynq's embedded processor runs a program generating  $10^6$   
 852 consecutive crossbar transactions and compares the decoded  
 853 output with the input data. Zero errors were detected during  
 854 the experiment, which lasted for 27 h.

855 On the other hand, to study the reliability of OCI and  
 856 conventional CDMA links in the presence of error sources  
 857 such as noise, the BER of the overloaded and classical CDMA  
 858 links subject to additive white Gaussian noise (AWGN) with  
 859 a variable signal-to-noise ratio (SNR) was computed using  
 860 MATLAB simulation for the following test scenario: the  
 861 CDMA sum  $S$  can be expressed as a bit vector  $S =$   
 $[s_1 s_2 \dots s_m]$ , where  $m = \lceil \log_2 M \rceil$ . An AWGN vector of  
 862 size  $m$  is added to the sum  $S$  to generate the corrupted sum  
 863  $\tilde{S}$  such that  $\tilde{S} = S + [N_1 N_2 \dots N_m]$ , where each  $N_i$  is an  
 864 AWGN with zero mean and variance  $\sigma^2 = Ps/\text{SNR}$ , where  $Ps$   
 865 is the signal power. A total of  $10^7$  test vectors are randomly  
 866 generated per SNR value, which changes from 0 to 20. The  
 867 BER–SNR curves shown in Fig. 5 depicts an increase in the  
 868 BER of overloaded CDMA compared with that of classical  
 869 CDMA in a digital communication channel subject to AWGN.  
 870 The BER increase is no greater than 72% and its average  
 871 is 35%.  
 872

### 873 C. OCI for NoCs: Analytical Evaluation

874 Table III provides an analytical comparison between the  
 875 OCI crossbars and some existing bus and NoC interconnection  
 876 techniques. The comparison is established for an interconnect  
 877 of  $M$  TX-RX pairs representing the number of ports in an NoC  
 878 router. The compared metrics are the interconnect complexity  
 879 normalized to the port width in bits  $W$ , interconnect latency  
 880 in clock cycles, and the interconnect bandwidth normalized to  
 881 the crossbar operating frequency  $f_c$  and  $W$ .

882 As a bus, the OCI crossbar provides a higher bandwidth  
 883 than the CDMA peripheral bus [16]. The CDMA peripheral  
 884 bus interfaces multiple peripherals to multiple PEs on a  
 885 shared CDMA bus. The OCI technique can be applied to  
 886 the peripheral bus to increase the number of interconnected  
 887 PEs and peripherals without degrading the transaction latency.  
 888 In the CDMA parallel transfer wrapper of [17] and [18],

TABLE III  
ANALYTICAL COMPARISON BETWEEN THE T-/P-OCI CROSSBARS AND OTHER INTERCONNECTS

Bus/NoC Topology	Complexity / $W$	One packet Latency (clock cycles)	$BW/(f_c \times W)$
T-OCI Crossbar	$M$ Hybrid encoders $M/2$ Accumulator decoders $M/2$ XOR decoders	$M/2$	2
P-OCI Crossbar	$M^2$ Hybrid encoders $M/2$ Accumulator decoders $M/2$ XOR decoders $M/2$ adders	1	$2M$
TDMA-based CDMA NoC [25]	$M$ AND Encoders $M$ Accumulator decoders	$M$	1
CDMA Peripheral bus [16]	$M$ Encoders $M$ Accumulator decoders	$M$	1
CDMA Parallel Transfer Wrapper [17], [18]	$M$ Encoders $M$ Accumulator decoders	$M$	1
CDMA NoC [20]	$M$ Encoders/router $M$ Accumulator decoders	1 hop $M$ per hop	1
PTP NoC [20]	One Bypass multiplexers/router	1 hop (best case) $M$ hops (worst case)	$M$ (best case) $1/M$ (worst case)
CDMA star NoC [22]	$M$ Encoders/router $M$ Accumulator decoders	1 hop (best case) 3 hops (worst case)	<i>N.A.</i>
Mesh NoC with CDMA Multicastable Router [23]	$M$ Encoders/router $M$ Accumulator decoders	5 hops worst case in $5 \times 5$ mesh	<i>N.A.</i>
Mesh NoC without CDMA Multicastable Router [23]	<i>N.A.</i>	8 hops worst case in $5 \times 5$ mesh	<i>N.A.</i>
Parallel Dynamic CDMA NoC [24]	$M^2$ Encoders/router $M$ Accumulator decoders	1 hop 1 per hop	$M$
Mesh NoC [28]	$M$ buffers/router $M \times M$ SDMA cross bar/router	1 hop 1	$M$
MPEG-2 PTP [29]	$M$ ports (wiring)	1	$M$
MPEG-2 NoC [29]	$M$ buffers/router $M \times M$ SDMA cross bar/router	1 hop 1 per hop	$M$
MPEG-2 TDMA Bus [29]	$M$ ports (wiring) arbiter	1	1

889 the number of parallel transfer lines is reduced by bundling  
890 data using spreading codes. The OCI spreading codes can be  
891 used to bundle more data bits on the same number of wires.  
892 Therefore, the OCI crossbar can provide higher bandwidth  
893 than the CDMA peripheral bus and the CDMA parallel transfer  
894 wrapper of the same complexity due to crossbar overloading.

895 The CDMA encoding–decoding scheme presented in [25]  
896 is based on the standard basis TDMA codes, which replace  
897 the orthogonal Walsh codes. The encoders are consequently  
898 replaced by an AND gate, the bus adder is reduced to a single  
899 XOR gate, the channel wires are reduced to one wire per bit  
900 because no two TDMA chips are simultaneously sent in the  
901 same clock cycle. This scheme resembles TDMA signaling  
902 but adopts the CDMA arbitration procedures where the code  
903 assignment is done once every  $N$  encoding–decoding bus  
904 cycle. On the other hand, our proposed OCI technique enables  
905 coexistence between both CDMA and TDMA codes on a  
906 single channel, providing double bandwidth, while utilizing  
907 less area than two independent TDMA and CDMA crossbars.

908 The data transfer latency of the CDMA NoC router in [20]  
909 is equal to the best case latency of a PTP network. This data  
910 transfer latency of the CDMA router can be reduced using  
911 fewer chips per spreading code while keeping the number  
912 of PEs unchanged through utilizing the OCI technique. The  
913 CDMA NoC router in [22] utilizes the orthogonal Walsh code  
914 set to interconnect a maximum of  $N$  network nodes, where  
915  $N$  is the number of chips in a spreading code. The presented




Fig. 6. (a) CONNECT torus topology (b) versus the OCI star topology.

916 routers can exploit the OCI schemes to double the number of  
917 ports of the network router without increasing the spreading  
918 code length and hence without increasing the hop latency.  
919 The multicast router of [23] interconnects four ports and four  
920 PEs. The OCI technique can double the capacity of the switch  
921 without increasing the hop latency, and therefore, each PE can  
922 multicast more packets through the router in one hop.

923 The modules of the MPEG-2 encoder in [29] are intercon-  
924 nected using PTP, NoC, and TDMA bus topologies to evaluate  
925 these three different interconnects. The NoC is shown to have a  
926 close bandwidth to a PTP at fewer logic resources and wiring  
927 area and much higher bandwidth than the TDMA bus. The  
928 conventional parallel CDMA buses of [24] demonstrate equal  
929 bandwidth to the best case bandwidth of mesh NoCs [28], in  
930 addition to the fixed latency, due to the simultaneous medium  
931 access by the interconnected PEs. The P-OCI crossbar can




Fig. 7. (a) Latency, (b) throughput, (c) TPA, and (d) power dissipation of T-OCI, P-OCI, and CONNECT NoCs.

932 provide a higher bandwidth and a lower latency than the  
 933 conventional parallel CDMA buses by simultaneously transmitting  
 934 all the  $N$  chips of the spreading code in parallel due to  
 935 overloading. This analytical discussion highlights the OCI  
 936 capability of substituting the classical CDMA interconnect in  
 937 any CDMA-based bus or NoC architecture while providing  
 938 higher bandwidth at the same latency or interconnecting the  
 939 same number of ports at lower latency per transaction.

#### 940 D. OCI for NoCs: Experimental Evaluation

941 To study the effectiveness of the OCI crossbar in a full  
 942 working NoC, a 65-node star topology is built using five OCI  
 943 routers, each of the 13 PEs is connected by an OCI router  
 944 with  $N = 8$ , and the five OCI routers are interconnected by an  
 945 SDMA central router. Both T-OCI- and P-OCI-based NoCs are  
 946 compared with a 64-node, 16-bit flit, and 8-ary 2-cube torus  
 947 SDMA-based NoC generated by the CONNECT tool [30].  
 948 The CONNECT NoC employs simple input queued routers  
 949 with peek flow control. Fig. 6 illustrates the torus topology  
 950 employed by the CONNECT NoC versus the star topology  
 951 adopted by the OCI NoC. The star topology is chosen for  
 952 the OCI NoC since the improvement of the OCI complexity  
 953 against the SDMA router increases as the number of ports  
 954 increases due to the linear increase in the OCI crossbar area  
 955 compared to the quadratic increase in the SDMA crossbar area.  
 956 Similarly, the torus topology was chosen for the CONNECT  
 957 NoC since the torus SDMA crossbars have a low number  
 958 of ports, which is translated to lower complexity. Since each  
 959 router in a torus network accommodates five buffers, the buffer  
 960 spacing offered in the CONNECT NoC is  $64 \times 5$ , while the  
 961 spacing of the OCI-based NoC is equal to the number of PEs  
 962 plus the number of buffers in the central router, which equates  
 963 to  $65 + 5$ . Therefore, to equalize the buffer spacing in the

TABLE IV  
 IMPLEMENTATION RESULTS ON THE ASIC 65-nm TECHNOLOGY

	CONNECT	T-OCI	P-OCI
Area ( $mm^2$ )	1.998	1.09	1.394
Clock period ( $ns$ )	0.72	1.11	1.36

964 compared NoCs, the OCI buffer width is sized four times the  
 965 CONNECT buffer width. Consequently, the flit size of the  
 966 OCI-based NoC is 64 bits. Table IV lists the implementation  
 967 results of the three NoCs on the 65-nm ASIC technology, the  
 968 area of the T-OCI NoC is 45% less than that of the CONNECT  
 969 NoC, while the area of the P-OCI is 30% less than that of the  
 970 CONNECT NoC, despite the larger flit size with a reduction  
 971 in latency due to their lower complexity.

972 The performance comparisons of the T-OCI and P-OCI  
 973 NoCs versus the CONNECT NoC are depicted in Fig. 7  
 974 for six synthetic traffic patterns and for the same packet  
 975 width of 256 bits. The uniform, hotspot, and tornado traffic  
 976 patterns are employed with two variants: local and global  
 977 traffic. In the global traffic, the traffic pattern is applied to  
 978 the entire network, while in the local traffic, the traffic pattern  
 979 is applied to separate clusters. For the OCI network, there are  
 980 five clusters corresponding to the five OCI routers. On the  
 981 other hand, the 64 nodes of the torus network are divided in  
 982 the network layer into five clusters according to the proximity  
 983 of the routers. The experiment is conducted by subjecting the  
 984 NoCs to different traffic patterns for 500 clock cycles each,  
 985 the latency per packet is then computed by dividing the total  
 986 number of clock cycles (500) by the total number of packets  
 987 arrived successfully to their target PEs in each traffic pattern.



Additionally, the throughput  $\Theta$  is calculated as follows:

$$\Theta = \frac{N_c \times N_b \times N_p}{t_c} \quad (11)$$

where  $N_c$  is the number of the simulation clock cycles (500),  $N_b$  is the number of bits per packet (256),  $N_p$  is the number of packets received by the target PEs, and  $t_c$  is the clock period.

As illustrated by Fig. 7(a), the latency in clock cycles per packet of the T-OCI is higher than that of the CONNECT NoC in most traffic patterns due to the serial spreading of packets. However, the latency is lower in the hotspot traffic pattern due to the smaller number of hops needed to reach the hotspot node. Additionally, the P-OCI NoC offers lower packet latency compared with the CONNECT NoC for all traffic patterns except for the uniform pattern since torus NoCs are better in balancing the injected load than star NoCs. Consequently, the P-OCI throughput shown in Fig. 7(b) is higher than that of the CONNECT NoC for all traffic patterns due to its lower clock period. Moreover, the improvement in throughput and area of the T-OCI and P-OCI over those of the CONNECT NoC appears in the throughput-to-area ratio (TPA) comparison in Fig. 7(c). However, as illustrated in Fig. 7(d), the dynamic and static power consumption of the OCI-based NoC for all traffic patterns are larger than that of the CONNECT NoC except the uniform pattern despite the P-OCI's higher clock period. Therefore, the improvement in the TPA of the T-OCI and P-OCI routers comes at the expense of increasing power consumption. Resource replication and adapting the clock speed can be employed to enhance the power consumption.

## VI. CONCLUSION

In this paper, we introduced the concept of overloaded CDMA crossbars as the physical layer enabler of NoC routers. In overloaded CDMA, the communication channel is overloaded with nonorthogonal codes to increase the channel capacity. Two crossbar architectures that leverage the overloaded CDMA concept, namely, T-OCI and P-OCI, are advanced to increase the CDMA crossbar capacity by 100% and  $2N \times 100\%$ , respectively, where  $N$  is the spreading code length. We exploited featured properties of the Walsh spreading code family employed in the classical CDMA crossbar to increase the number of router ports sharing the crossbar without altering the simple accumulator decoder architecture of the conventional CDMA crossbar. Generation procedures of nonorthogonal spreading codes are presented along with the reference and pipelined architectures for each crossbar variant. The T/P-OCI crossbars were implemented and validated on a Xilinx Artix-7 AC701 FPGA evaluation kit.

The performance of the OCI crossbars is compared with that of the conventional CDMA crossbar. The dynamic power is reduced by 45% for the T-OCI crossbar but increased by 133% for the P-OCI crossbar. The T-OCI crossbar utilizes 31% fewer resources, while the P-OCI crossbar uses 400% more resources compared with the conventional CDMA crossbar. The OCI crossbar suitability for NoCs has been established by analytically and experimentally evaluating a fully working OCI-based NoC. A 65-node OCI-based star NoC was realized and compared with an SDMA-based torus NoC generated by

CONNECT. The evaluation results demonstrate the superiority of the OCI-based NoCs in terms of area and throughput.

Many future work directions are inspired by this paper including exploiting the mathematical properties of the code space to find additional nonorthogonal codes and boost the CDMA interconnect capacity and exploring more architectural optimizations of the OCI crossbar. Studying the robustness of CDMA interconnects and its enhancement techniques will be one of the prior future research points. Moreover, we plan to investigate using the OCI-based routers in different network topologies, evaluate their performance using standard benchmarks, and study their suitability for various applications.

## REFERENCES

- [1] K. Asanovic *et al.*, "The landscape of parallel computing research: A view from Berkeley," Dept. EECS, Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/EECS-2006-183, 2006.
- [2] P. Bogdan, "Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization," in *Proc. 9th Int. Symp. Netw.-Chip*, New York, NY, USA, 2015, pp. 21:1–21:8.
- [3] Z. Qian, P. Bogdan, G. Wei, C.-Y. Tsui, and R. Marculescu, "A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture," in *Proc. 8th IEEE/ACM/FIP Int. Conf. Hardw./Softw. Codesign, Syst. Synth.*, New York, NY, USA, Oct. 2012, pp. 161–170.
- [4] Y. Xue and P. Bogdan, "User cooperation network coding approach for NoC performance improvement," in *Proc. 9th Int. Symp. Netw.-Chip*, New York, NY, USA, Sep. 2015, pp. 17:1–17:8.
- [5] T. Majumder, X. Li, P. Bogdan, and P. Pande, "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions," in *Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE)*, San Jose, CA, USA, Mar. 2015, pp. 1102–1107.
- [6] S. J. Hollis, C. Jackson, P. Bogdan, and R. Marculescu, "Exploiting emergence in on-chip interconnects," *IEEE Trans. Comput.*, vol. 63, no. 3, pp. 570–582, Mar. 2014.
- [7] S. Kumar *et al.*, "A network on chip architecture and design methodology," in *Proc. IEEE Comput. Soc. Annu. Symp. (VLSI)*, Apr. 2002, pp. 105–112.
- [8] T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," *ACM Comput. Surv.*, vol. 38, no. 1, 2006, Art. no. 1.
- [9] Y. Xue, Z. Qian, G. Wei, P. Bogdan, C. Y. Tsui, and R. Marculescu, "An efficient network-on-chip (NoC) based multicore platform for hierarchical parallel genetic algorithms," in *Proc. 8th IEEE/ACM Int. Symp. Netw.-Chip (NoCS)*, Sep. 2014, pp. 17–24.
- [10] D. Kim, K. Lee, S.-J. Lee, and H.-J. Yoo, "A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2005, pp. 2369–2372.
- [11] R. H. Bell, C. Y. Kang, L. John, and E. E. Swartzlander, "CDMA as a multiprocessor interconnect strategy," in *Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput.*, vol. 2, Nov. 2001, pp. 1246–1250.
- [12] B. C. Lai, P. Schaumont, and I. Verbauwhede, "CT-bus: A heterogeneous CDMA/TDMA bus for future SOC," in *Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput.*, vol. 2, Nov. 2004, pp. 1868–1872.
- [13] S. A. Hosseini, O. Javidbakht, P. Pad, and F. Marvasti, "A review on synchronous CDMA systems: Optimum overloaded codes, channel capacity, and power control," *EURASIP J. Wireless Commun. Netw.*, vol. 1, pp. 1–22, Dec. 2011.
- [14] K. E. Ahmed and M. M. Farag, "Overloaded CDMA bus topology for MPSoC interconnect," in *Proc. Int. Conf. ReConfigurable Comput. FPGAs (ReConFig)*, Dec. 2014, pp. 1–7.
- [15] K. E. Ahmed and M. M. Farag, "Enhanced overloaded CDMA interconnect (OCI) bus architecture for on-chip communication," in *Proc. IEEE 23rd Annu. Symp. High-Perform. Interconnects (HOTI)*, Aug. 2015, pp. 78–87.
- [16] T. Nikolic, G. Djordjevic, and M. Stojcev, "Simultaneous data transfers over peripheral bus using CDMA technique," in *Proc. 26th Int. Conf. Microelectron. (MIEL)*, May 2008, pp. 437–440.
- [17] T. Nikolic, M. Stojcev, and G. Djordjevic, "CDMA bus-based on-chip interconnect infrastructure," *Microelectron. Rel.*, vol. 49, no. 4, pp. 448–459, Apr. 2009.

- 1112 [18] T. Nikolić, M. Stojčev, and Z. Stamenković, "Wrapper design for a  
1113 CDMA bus in SOC," in *Proc. IEEE 13th Int. Symp. Design Diagnostics*  
1114 *Electron. Circuits Syst. (DDECS)*, Apr. 2010, pp. 243–248.
- 1115 [19] J. Kim, I. Verbauwhede, and M.-C. F. Chang, "Design of an interconnect  
1116 architecture and signaling technology for parallelism in communication,"  
1117 *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 15, no. 8,  
1118 pp. 881–894, Aug. 2007.
- 1119 [20] X. Wang, T. Ahonen, and J. Nurmi, "Applying CDMA technique to  
1120 network-on-chip," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*,  
1121 vol. 15, no. 10, pp. 1091–1100, Oct. 2007.
- 1122 [21] D. Kim, M. Kim, and G. E. Sobelman, "CDMA-based network-on-chip  
1123 architecture," in *Proc. IEEE Asia-Pacific Conf. Circuits Syst.*, vol. 1.  
1124 Dec. 2004, pp. 137–140.
- 1125 [22] D. Kim, M. Kim, and G. E. Sobelman, "Design of a highperformance  
1126 scalable CDMA router for on-chip switched networks," *Memory*, vol. 8,  
1127 p. 01100110, 2005.
- AQ:3 1128 [23] W. Lee and G. E. Sobelman, "Mesh-star hybrid NoC architecture  
1129 with CDMA switch," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*,  
1130 May 2009, pp. 1349–1352.
- 1131 [24] B. Halak, T. Ma, and X. Wei, "A dynamic CDMA network for multicore  
1132 systems," *Microelectron. J.*, vol. 45, no. 4, pp. 424–434, Apr. 2014.
- AQ:4 1133 [25] J. Wang, Z. Lu, and Y. Li, "A new CDMA encoding/decoding method  
1134 for on-chip communication network," to be published.
- 1135 [26] H.-H. Chen, *The Next Generation CDMA Technologies*. Hoboken, NJ,  
1136 USA: Wiley, 2007.
- AQ:5 1137 [27] J. Postman and P. Chiang, "A survey addressing on-chip interconnect:  
1138 Energy and reliability considerations," *ISRN Electron.*, 2012.
- 1139 [28] S. Mubeen and S. Kumar, "Designing efficient source routing for  
1140 mesh topology network on chip platforms," in *Proc. 13th Euromicro*  
1141 *Conf. Digit. Syst. Design, Archit., Methods Tools (DSD)*, Sep. 2010,  
1142 pp. 181–188.
- 1143 [29] H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip com-  
1144 munication architecture exploration: A quantitative evaluation of point-  
1145 to-point, bus, and network-on-chip approaches," *ACM Trans. Design*  
1146 *Autom. Electron. Syst.*, vol. 12, no. 3, pp. 23:1–23:20, May 2007.
- 1147 [30] M. K. Papamichael and J. C. Hoe, "CONNECT: Re-examining conven-  
1148 tional wisdom for designing nocs in the context of FPGAs," in *Proc.*  
1149 *ACM/SIGDA Int. Symp. Field Programm. Gate Arrays*, New York, NY,  
1150 USA, 2012, pp. 37–46.



**Khaled E. Ahmed** (M'–) received the B.Sc. degree  
in electrical engineering from Alexandria Univer-  
sity, Alexandria, Egypt, in 2014, where he is cur-  
rently pursuing the M.Sc. degree with the Electrical  
Engineering Department.

His current research interests include computer  
architecture, reconfigurable computing and FPGAs,  
networks-on-chip, and high-level synthesis.



**Mohamed R. Rizk** (SM'–) received the B.Sc.  
degree in electrical engineering from Alexandria  
University, Alexandria, Egypt, in 1971, and the  
M.Eng. and Ph.D. degrees in electrical engineering  
from McMaster University, Hamilton, ON, Canada,  
in 1975 and 1979, respectively.

From 1979 to 1981, he was an Assistant Profes-  
sor with the Electrical and Computer Engineering  
Department, McMaster University. Since 1981, he  
has been an Assistant Professor with the Department  
of Electrical Engineering, Alexandria University,

where he is currently an Associate Professor with the Electrical Engineer-  
ing Department. His current research interests include VLSI design, signal  
processing, computer-aided design, and computer networks.



**Mohammed M. Farag** (M'–) received the B.S.  
and M.S. degrees in electrical engineering from  
Alexandria University, Alexandria, Egypt, in 2003  
and 2007, respectively, and the Ph.D. degree in  
computer engineering from Virginia Tech University,  
Blacksburg, VA, USA, in 2012.

Since 2013, he has been an Assistant Profes-  
sor with the Electrical Engineering Department,  
Alexandria University. His current research interests  
include network-on-chip, system-on-chip design,  
hardware-based design, FPGA prototyping, and

cyber-physical security.

IEEE



## AUTHOR QUERIES

### AUTHOR PLEASE ANSWER ALL QUERIES

**PLEASE NOTE: We cannot accept new source files as corrections for your paper. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.**

AQ:1 = Please provide the postal code for Alexandria University, Alexandria, Egypt.

AQ:2 = Please provide the expansion for “P-OCI.”

AQ:3 = Please provide the issue no. or month for ref. [22].

AQ:4 = Please confirm the author names and article title for ref. [25]. Also provide the journal title, volume no., issue no., page range, month, and year.

AQ:5 = Please confirm the author names, article title, journal title, and year for ref. [27]. Also provide the volume no., issue no. or month, and page range.

AQ:6 = Please provide the membership year for the authors “Khaled E. Ahmed, Mohamed R. Rizk, and Mohammed M. Farag”.

# Overloaded CDMA Crossbar for Network-On-Chip

Khaled E. Ahmed, *Member, IEEE*, Mohamed R. Rizk, *Senior Member, IEEE*,  
and Mohammed M. Farag, *Member, IEEE*

**Abstract**—On-chip interconnects are the performance bottleneck in modern system-on-chips. Code-division multiple access (CDMA) has been proposed to implement on-chip crossbars due to its fixed latency, reduced arbitration overhead, and higher bandwidth. In CDMA, medium sharing is enabled in the code space by assigning a limited number of  $N$ -chip length orthogonal spreading codes to the processing elements sharing the interconnect. In this paper, we advance overloaded CDMA interconnect (OCI) to enhance the capacity of CDMA network-on-chip (NoC) crossbars by increasing the number of usable spreading codes. Serial and parallel OCI architecture variants are presented to adhere to different area, delay, and power requirements. Compared with the conventional CDMA crossbar, on a Xilinx Artix-7 AC701 FPGA kit, the serial OCI crossbar achieves 100% higher bandwidth, 31% less resource utilization, and 45% power saving, while the parallel OCI crossbar achieves  $N$  times higher bandwidth compared with the serial OCI crossbar at the expense of increased area and power consumption. A 65-node OCI-based star NoC is implemented, evaluated, and compared with an equivalent space division multiple access based torus NoC for various synthetic traffic patterns. The evaluation results in terms of the resource utilization and throughput highlight the OCI as a promising technology to implement the physical layer of NoC routers.

**Index Terms**—Code-division multiple access (CDMA) interconnect, CDMA router, network-on-chip (NoC), NoC physical layer, overloaded CDMA crossbar.

## I. INTRODUCTION

ON-CHIP communications profoundly impact the overall area, performance, and power consumption of modern system-on-chips (SoCs). Increasing the communication overhead degrades the speedup achieved by parallel computing according to Amdahl's law [1]. Therefore, developing efficient high-performance on-chip interconnects has been of paramount importance for the parallel and high-performance computing technologies. Networks-on-chips (NoCs) are the most scalable interconnection paradigm that is capable of addressing various application needs and meet different performance requirements of heavy workloads [2], including latency via adaptive routing [3], throughput via improved path diversity [4], power dissipation by optimizing the NoC to targeted workloads [5], and flexibility by run-time configuration [6].

In NoCs, data are treated as packets, while on-chip processing elements (PEs) are considered as network nodes interconnected via routers and switches. NoCs provide a scalable

solution for large SoCs, but they exhibit increased power consumption and large resource overheads [7]. The NoC layering model splits the transaction into four layers: 1) application; 2) transport; 3) network; and 4) physical layers [8]. A crossbar is the basic building block of the NoC physical layer. A crossbar switch is a shared communication medium adopting a multiple access technique to enable physical packet exchange. The main resource sharing techniques adopted by existing NoC crossbars are time-division multiple access (TDMA), where the physical link is time shared between the interconnected PEs [9], and space-division multiple access (SDMA), where a dedicated link is established between every pair of interconnected PEs [10]. The physical layer of an NoC router also contains buffering and storage devices [7].

Code-division multiple access (CDMA) is another medium sharing technique that leverages the code space to enable simultaneous medium access. In CDMA channels, each transmit–receive (TX-RX) pair is assigned a unique bipolar spreading code and data spread from all transmitters are summed in an additive communication channel. The spreading codes in classical CDMA systems are orthogonal—cross correlation between orthogonal codes is zero—which enables the CDMA receiver to properly decode the received sum via a correlator decoder. Classical CDMA systems rely on Walsh–Hadamard orthogonal codes to enable medium sharing. CDMA has been proposed as an on-chip interconnect sharing technique for both bus and NoC interconnect architectures [11]. Many advantages of using CDMA for on-chip interconnects include reduced power consumption, fixed communication latency, and reduced system complexity [12]. A CDMA switch has less wiring complexity than an SDMA crossbar and less arbitration overhead than a TDMA switch, and thus provides a good compromise of both. However, only basic features of the CDMA technology have been explored in the on-chip interconnect literature.

Overloaded CDMA is a well-known medium access technique deployed in wireless communications where the number of users sharing the communication channel is boosted by increasing the number of usable spreading codes at the expense of increasing multiple-access interference (MAI) [13]. The overloaded CDMA concept can be applied to on-chip interconnects to increase the interconnect capacity.

In our previous works, we applied the overloaded CDMA concept to CDMA-based on-chip buses and presented two approaches, namely, MAI-based and difference-based overloaded CDMA interconnects, to increase the bus capacity by 25% and 50%, respectively [14], [15]. In this paper, we apply the overloaded CDMA concept to NoCs and advance a novel overloaded CDMA interconnect (OCI) crossbar architecture

Manuscript received June 26, 2016; revised October 14, 2016 and December 29, 2016; accepted January 20, 2017.

The authors are with the Electrical Engineering Department, Alexandria University, Alexandria, Egypt (e-mail: k.e.elsayed@ieee.org; mohamed.rizk@alexu.edu.eg; mmorsy@alexu.edu.eg).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TVLSI.2017.2664660

to increase the CDMA router capacity by 100% at marginal cost. Crossbar overloading relies on exploiting special properties of the used orthogonal spreading code set, namely, Walsh–Hadamard codes, to add a set of nonorthogonal spreading codes that can be uniquely identified on the receiver side.

The contributions of this paper are as follows.

- 1) Introduce two novel approaches that can be deployed in CDMA NoC crossbars to increase the router capacity and, consequently, bandwidth by 100% at marginal cost.
- 2) Present the OCI mathematical foundations, spreading code generation procedures, and OCI-based router architectures.
- 3) Develop and evaluate the OCI-based routers built on a Xilinx Artix-7 AC701 evaluation kit and using a 65-nm ASIC technology for several synthetic traffic patterns and compare their latency, bandwidth, and power consumption with the basic CDMA and SDMA switching topologies.

The rest of this paper is organized as follows. The work related to on-chip CDMA interconnects is presented in Section II. Preliminaries of overloaded CDMA in wireless communications, the classical CDMA crossbar architecture, and on-chip CDMA mathematical foundations are introduced in Section III. Fundamentals and mathematical foundations of the OCI code design, serial and parallel OCI crossbar architectures and building blocks, and complexity analysis of the OCI crossbar switches are described in Section IV. The performance evaluation and a comparative analysis of the OCI crossbar switches and OCI-based NoCs are advanced in Section V. Conclusions and future work are portrayed in Section VI.

## II. RELATED WORK

Using CDMA as a medium access scheme in crossbar switches provides favorable qualities like the fixed transaction latency and low arbitration overhead. Nikolic *et al.* [16] have proposed a scalable CDMA-based peripheral bus to decrease the number of parallel transfer lines and point-to-point (PTP) buses and to avoid the overhead of TDMA arbiters. This approach reduces the pin count when used at the interface of multiple peripherals to multiple PEs since the data from the peripherals are added and transmitted on fewer lines. The increase in the transaction latency due to data spreading is acceptable because peripherals usually operate at lower frequencies than the master PEs. A master–slave bus wrapper has been presented in [17] and [18], where the data are bundled and spread using orthogonal CDMA codes to decrease the number of parallel transfer lines. The control signals are not encoded to facilitate interconnection to other TDMA buses.

Another CDMA bus implementation has been compared with a TDMA split transaction bus in [11]. The results show that the CDMA bus outperforms the split transaction bus as the number of PEs increases since the CDMA bus avoids bus contention and queuing delays, which hinder the scalability of a TDMA bus. A multilevel 2-bit CDMA bus has been utilized in [19] as an input/output (I/O) reconfiguration scheme that also demonstrates a reduction in the bus contention over the

TDMA bus. CDMA and TDMA have been combined in the CT-Bus where data are multiplexed over both the time and code domains [12]. The CT-Bus depicts that the communication overhead of CDMA is lower than that of TDMA as the CDMA bus controller is required to assign only spreading codes, while the TDMA controller must perform arbitration every clock cycle. The CT-Bus performance surpasses its TDMA counterpart for heterogeneous traffic since it combines the TDMA bus scalability with the CDMA channel continuity.

A CDMA-based NoC has been compared with a PTP bidirectional ring-based NoC in [20], and the comparison shows that the CDMA NoC’s fixed data transfer latency is equal to the best case latency of the PTP of the same channel width. The fixed data transfer latency of the CDMA NoC is attributed to concurrent interconnect sharing by the network nodes. A hierarchical CDMA star NoC router has been presented in [21] and [22]. The CDMA router is connected in a star–star topology and a star-mesh topology and compared with pure mesh and fat tree topologies. The CDMA star NoC demonstrates fewer resources and routing complexity than its rivals. The maximum hop count of the CDMA star NoC router is lower than that of the compared topologies due to the concurrent transmission of packets through the router. The CDMA interconnect topology presented in [21] and [22] is made scalable either by doubling the number of chips in the Walsh code set to double the number of ports that can be connected to the router or by using more routers in a star or mesh fashion. The CDMA encoding and decoding operations are local to the router, and therefore, the same Walsh codes can be reused in each NoC router.

A CDMA-based multicast switch has been employed in a 2-D mesh NoC in [23]. The CDMA-based switch allows simultaneous packet transmission due to code-space multiplexing. This approach reduces the hop count in multicasting schemes and allows packets to reach the destination PEs simultaneously, which is preferred in real-time applications. A 14-node CDMA-based network has been developed in [24]. The assignment of spreading codes to TX-RX pairs is dynamic based on the request from each node. Two architectures have been introduced in the CDMA-based network: a serial CDMA network, where each data chip in the spreading code is sent in one clock cycle, and a parallel CDMA network, where all data chips are sent in the same cycle. The CDMA-based serial and parallel networks have been compared with a conventional CDMA network, a mesh-based NoC, and a TDMA bus. For the same network area, the bandwidth of the parallel CDMA network is higher than the throughput of the mesh-based NoC and the TDMA bus due to the simultaneous medium access nature of CDMA.

Standard basis codes are proposed as a replacement to Walsh CDMA codes in [25]. Standard basis codes resemble the TDMA signaling scheme because each code consists of only a single chip of one and the remaining chips are zeros. The orthogonality of TDMA codes is attributed to that the phase shift of the one chip is an integer number of the code duration indicating that the cross correlation between various codes is zero. The orthogonality of TDMA codes enables them to replace the Walsh codes as spreading and despreading CDMA

209 codes, which reduces the complexity of the channel adder and  
 210 decoder as the maximum sum of the TDMA codes is one.

211 Most related works proposing CDMA for on-chip intercon-  
 212 nects investigate only architectural and topological enhance-  
 213 ments of the basic wireless spread spectrum CDMA scheme.  
 214 In this paper, a different aspect of the CDMA technology for  
 215 on-chip interconnects is addressed, which is increasing the  
 216 interconnect capacity by applying overloaded CDMA to the  
 217 existing on-chip CDMA-based NoC routers. To the best of our  
 218 knowledge, we are the first group to investigate this specific  
 219 point in this paper and its precedings [14], [15].

### 220 III. PRELIMINARIES

221 In this section, overloaded CDMA in wireless commu-  
 222 nications and the requirements of its on-chip interconnect  
 223 counterpart and preliminaries of the classical on-chip CDMA  
 224 switch presented by Nikolic *et al.* [16] are presented.

#### 225 A. Overloaded CDMA in Wireless Communications

226 Direct sequence spread spectrum CDMA (DSSS-CDMA) is  
 227 a leading approach for medium sharing in wireless communi-  
 228 cations where a set of orthogonal spreading codes composed of  
 229 a stream of chips of length  $N$  are multiplied by the transmitted  
 230 data bits such that each data bit is spread in  $N$  cycles  
 231 [26, Ch. 2]. A unique spreading code is assigned to every  
 232 TX-RX pair sharing the communication channel. Data streams  
 233 of users sharing the channel are spread and simultaneously  
 234 transmitted to an additive communication channel. Despread-  
 235 ing is achieved by applying the correlation operation to the  
 236 received sum, where each receiver can extract its data by  
 237 correlating it with the assigned spreading code. Orthogonality  
 238 between spreading codes guarantees unique identification of  
 239 every code received in the channel sum by exploiting the  
 240 associative and distributive properties of the addition opera-  
 241 tion carried out by the communication channel. In wireless  
 242 communications, random effects such as noise, fading, and  
 243 multipath arising in the communication channel affect proper  
 244 identification of the received sum, which increases the bit error  
 245 rate (BER) of the received data.

246 Unfortunately, the number of orthogonal codes in a spread-  
 247 ing code set is usually limited to the spreading code length  $N$ ,  
 248 which reduces the channel utilization efficiency. Overloaded  
 249 CDMA has been proposed in the wireless communication  
 250 literature to increase the number of spreading codes by adding  
 251 nonorthogonal codes that can be identified on the receiver  
 252 side [13]. Increasing the channel utilization comes at the  
 253 expense of relaxing the orthogonality requirements of the  
 254 spreading codes and increasing MAI, which consequently  
 255 increases the BER. The proposed overloaded CDMA spread-  
 256 ing codes in wireless communications are accompanied with  
 257 complicated receiver structures making use of multiuser detec-  
 258 tion instead of the simple correlator or matched filter receiver  
 259 employed in basic DSSS-CDMA.

260 In this paper, we apply the overloaded CDMA concepts  
 261 developed in the wireless communication field to on-chip  
 262 interconnects to increase the CDMA-based NoC capacity.  
 263 However, on-chip interconnects are significantly different from




Fig. 1. (a) CDMA NoC router architecture. (b) Classical CDMA crossbar.

264 wireless communication channels on both the characteristic  
 265 and requirement levels. In the following, basic features of  
 266 overloaded CDMA will be enumerated from the on-chip inter-  
 267 connect perspective to sum up the OCI design considerations.

- 268 1) Overloaded CDMA is a medium access technique  
 269 deployed in wireless communications based  
 270 on DSSS-CDMA.
- 271 2) The complexity of wireless overloaded CDMA limits  
 272 its applicability for on-chip interconnects, which require  
 273 simple communication schemes to meet the performance  
 274 requirements.
- 275 3) Despite that wireless CDMA is usually adopted in con-  
 276 junction with other modulation techniques, only baseband  
 277 binary CDMA is considered for on-chip interconnects,  
 278 which can be directly implemented in digital platforms  
 279 such as FPGAs.
- 280 4) Because only digital on-chip interconnects are consid-  
 281 ered, random effects arising in analog communication  
 282 channels such as noise, fading, and MAI can be effi-  
 283 ciently mitigated using error detection and correction  
 284 techniques [27]. Therefore, such random effects are  
 285 neglected in this paper.
- 286 5) Consequently, due to the last two assumptions, the com-  
 287 plexity of the CDMA receivers can be significantly  
 288 reduced to fit the on-chip interconnect requirements.

#### 289 B. Classical CDMA Crossbar Switch

290 Fig. 1(a) illustrates the high-level architecture of a  
 291 CDMA-based NoC router. The physical layer of the router  
 292 is based on the classical CDMA switch presented by  
 293 Nikolic *et al.* [16] and illustrated in Fig. 1(b). The switch  
 294 is composed of a number of XOR encoders, a channel adder, and  
 295 accumulator-based decoders. In the encoder, an  $N$ -chip length  
 296 binary orthogonal code, generated from a Walsh spreading  
 297 code set, is XORed with the transmitted data bit and sent out  
 298 serially, indicating that a single bit is spread in a duration of  
 299  $N$  clock cycles. Therefore, the crossbar transaction frequency  
 300  $f_t$  and operating clock frequency  $f_c$  are related as  $f_t = f_c/N$ .  
 301 The number of TX-RX ports sharing the CDMA router equals

302  $M = N - 1$  for Walsh spreading codes. Serial streams from  
 303 all transmit PEs sharing the crossbar are added together and  
 304 the binary sum is sent to a decoding circuit feeding the  
 305 receiving ports. Binary encoding and signaling are preferred  
 306 over multilevel signaling for implementing the channel adder  
 307 due to its superior performance, reliability, and its inherent  
 308 support by digital platforms. The data sent over the CDMA  
 309 crossbar switch are given by the following equation:

$$310 \quad S(i) = \sum_{j=1}^M d(j) \oplus C_o(j, i) \quad (1)$$

311 where  $S(i)$  is an  $m$ -bit binary number representing the channel  
 312 sum at the  $i$ th clock cycle, the crossbar width  $m = \lceil \log_2 M \rceil$ ,  
 313  $d(j)$  is the data bit from the  $j$ th encoder,  $C_o(j, i)$  is the  
 314  $i$ th chip of the  $j$ th orthogonal spreading code, and  $\oplus$  is the  
 315 XOR operation. In the ordinary CDMA crossbar, the adder has  
 316  $M = N - 1$  input bits and  $m = \lceil \log_2 M \rceil = \log_2 N$  output  
 317 bits.

318 The decoder is implemented as a wrapper that cross cor-  
 319 relates the serialized channel sum with the signature code  
 320 assigned to the TX-RX pair. The decoding process is peri-  
 321 odic and the decoding cycle lasts for  $N$  clock cycles. The  
 322 despreading operation is realized using a correlator decoder  
 323 that correlates the received channel sum with the spreading  
 324 code assigned to the TX-RX pair. As the spreading codes  
 325 are generated from the bipolar Walsh code family, the cor-  
 326 relation process mainly involves two operations: multiplying  
 327 the received sum by  $\pm 1$  according to the spreading code  
 328 and accumulation. However, multiplication can degrade the  
 329 router's performance. Fortunately, the spreading codes are  
 330 bipolar—composed of only ( $\pm 1$ ) chips—eliminating the need  
 331 for the expensive multiplication operation and reducing it to  
 332 simple addition and subtraction operations.

333 Two accumulators are used to realize the correlator decoder.  
 334 According to the assigned CDMA code, the received sum is  
 335 passed to the zero accumulator when the current chip value is  
 336 “0” and to the one accumulator when the chip value is “1,”  
 337 which is equivalent to multiplying the crossbar sum by  $\pm 1$ .  
 338 At the  $u$ th decoder and  $i$ th cycle, the inputs to the zero and  
 339 one accumulators ( $\text{In}_z(i)$  and  $\text{In}_o(i)$ ) are given by

$$340 \quad \text{In}_z(i) = \overline{C_o(u, i)} \cdot S(i), \quad \text{In}_o(i) = C_o(u, i) \cdot S(i) \quad (2)$$

341 where  $C_o(u, i)$  is the despreading chip of the  $u$ th decoder.

342 The one and zero accumulator circuits accumulate their  
 343 inputs during the decoding cycle and are reset to zero at the  
 344 end of each decoding cycle. The values held by the zero and  
 345 one accumulators are given by the following equations:

$$346 \quad \text{Acc}_z = \sum_{i=1, i \neq j}^N \text{In}_z(i), \quad \text{Acc}_o = \sum_{j=1, j \neq i}^N \text{In}_o(i) \quad (3)$$

347 where  $0 < i, j \leq N$  and the indexes  $i$  and  $j$  do not take the  
 348 same value for both  $\text{Acc}_z$  and  $\text{Acc}_o$ .

349 Consequently, each accumulator adds  $N/2$  different inputs  
 350 during the decoding cycle because the spreading codes are  
 351 balanced—the number of zeroes equals the number of ones  
 352 in a balanced code. At the end of the decoding cycle, the

decoder has received the sum of spreading codes or their com- 353  
 354 plements encoded according to the data spread by the transmit  
 355 ports. Decoding the crossbar sum containing an orthogon- 356  
 357 al code or its complement using other orthogonal codes  
 358 (cross-correlation) results in adding the same value to both 359  
 360 accumulators. Decoding the crossbar sum containing an  
 361 orthogonal code or its complement using the same code  
 362 (autocorrelation) makes the value of one accumulator greater 363  
 364 than the other accumulator by the number of ones in the  
 365 code, which equals  $N/2$  for balanced spreading codes. The 366  
 367 cross correlation between orthogonal codes yields zero, while  
 368 autocorrelation (multiplying the code by itself or its comple- 369  
 370 ment) yields  $\pm N/2$ . Therefore, the difference between the  
 one and zero accumulators is always  $\pm N/2$  for orthogonal  
 spreading codes. This can be directly derived for the accumu-  
 lator decoder using the correlation definition and Walsh code  
 orthogonal property. For bipolar Walsh codes, the CDMA sum  
 can be written as

$$371 \quad S = \sum_{j=1}^M (-1)^{d(j)} C_o(j) \quad (4)$$

where  $S$  is the  $N$ -cycle waveform of the crossbar sum,  $d(j)$  372  
 373 are the data sent by the  $j$ th user, and  $C_o(j)$  is the orthogonal  
 374 code assigned to user  $j$ . The decoding operation at the  $k$ th  
 375 receiver is achieved by correlating the crossbar sum by the  
 376  $k$ th spreading code as follows:

$$377 \quad R(k) = C_o(k) \cdot S = C_o(k) \cdot \sum_{j=1}^M (-1)^{d(j)} C_o(j) \\
 378 = \sum_{j=1}^M (-1)^{d(j)} C_o(j) \cdot C_o(k) = (-1)^{d(j)} C_o(k) \cdot C_o(k) \\
 379 + \sum_{j=1, j \neq k}^M (-1)^{d(j)} C_o(j) \cdot C_o(k) = (-1)^{d(j)} N/2 \quad (5)$$

where  $R(k)$  is the correlator output of the  $k$ th decoder, 380  
 381  $M = N - 1$  for orthogonal Walsh codes, the autocorrelation  
 382 term  $C_o(k) \cdot C_o(k)$  yields  $N/2$  for a balanced binary spreading  
 383 code of length  $N$ , and the cross-correlation term  $C_o(k) \cdot C_o(j)$   
 384 yields zero for any orthogonal spreading codes with different  
 385  $k \neq j$ . At the end of the decoding cycle, the difference  
 386 between the two accumulators is always  $N/2$  in the MAI- and  
 387 noise-free crossbar, e.g., for  $N = 8$ , the difference between  
 388 the two accumulators is 4. Comparing the two accumulators  
 389 directly indicates the encoded data via the sign of  $R(k)$ ; if the  
 390 zero accumulator's content is greater than the one accumula-  
 391 tor's content, the sent data bit is “1”; otherwise, the bit is “0.”  
 392 Therefore, the correlation operation can directly determine the  
 393 encoded data without errors due to neglecting random effects.  
 394 The main advantage of the accumulator decoder is replacing  
 395 the multiplication-based correlator with an addition-based one.

#### 396 IV. OVERLOADED CDMA INTERCONNECT

397 Fig. 1(a) illustrates the high-level architecture of the  
 398 CDMA-based NoC router. The CDMA router has  $M$  trans-  
 399 mit/receive ports. The main difference between the overloaded

and classical CDMA routers is that  $M > N - 1$  for the former due to channel overloading. Each PE is connected to two network interfaces (NIs), transmit and receive NI modules. During packet transmission from a PE, the packet is divided into flits to be stored in the transmit NI first-input first-output (FIFO). The router arbiter then selects  $M$  winning flits at most from the top of the NI FIFOs to be transmitted during the current transaction. The selected flits must all have an exclusive destination address to prevent conflicts, and a winner from two conflicting flits is selected according to the router's priority scheme. The employed priority scheme is the fixed winner that takes all priority schemes; only one of the transmitters is given a spreading code and is acknowledged to start encoding. Once done, the router assigns CDMA codes to each transmit and receive NI. NIs with empty FIFOs or conflicting destinations are assigned all-zero CDMA codes such that they do not contribute MAI to the CDMA channel sum. Afterward, flits from each NI are spread by the CDMA codes in the encoder module.

The data are spread into  $N$  chips, where  $N$  is the CDMA code length that equals the number of clock cycles in a single crossbar transaction. Spread data chips from all encoders are summed by the CDMA crossbar adder and the sum is sent out serially to all decoders. The encoding/decoding process lasts for  $N$  clock cycles synchronized via a counter. At each decoder, the assigned code is cross correlated with the received sum to decode the data from the summed chips. The decoded flits are stored in the receive NI FIFOs until they are read by the PEs. In this paper, we focus on the high-level architecture and implementation details of the overloaded CDMA crossbar represented by the gray block in Fig. 1(a).

A store and forward flow control and a deterministic routing algorithm are employed in the OCI router. The routing algorithm lies at the network layer, which is a higher layer than the physical layer containing the crossbar switch. According to the OSI model design principles, each layer of the model exists as an independent layer. Theoretically, one can substitute one protocol for another at any given layer without affecting the operation of layers above or below. Thus, using the same flow control protocol and routing algorithm enables comparing the OCI-based router with SDMA- and TDMA-based routers.

#### A. OCI Crossbar High-Level Architecture

The main objective of this paper is increasing the number of ports sharing the ordinary CDMA crossbar presented in [17], while keeping the system complexity unchanged using simple encoding circuitry and relying on the accumulator decoder with minimal changes. To achieve this goal, some modifications to the classical CDMA crossbar are advanced. Fig. 2 depicts the high-level architecture of the OCI crossbar for a single-bit interconnection. The same architecture is replicated for a multibit CDMA router.  $M$  TX-RX ports share the CDMA router, where spread data from the transmit ports are added using an arithmetic binary adder having  $M$  binary inputs and an  $m$ -bit output, where  $m = \lceil \log_2 M \rceil$ . The adder is implemented in both the reference and pipelined architectures.

A controller block is used for code assignment and arbitration tasks. Each PE is interfaced to an encoder/decoder wrapper enabling data spreading/despreading.

Unlike orthogonal spreading codes, which are XORed with the binary data bit, an AND gate is utilized to spread data using nonorthogonal spreading codes. The AND gate encoder works as follows: if the transmitted data bit is "0," it sends a stream of zeros during the whole spreading cycle, which does not cause MAI on the channel; if the transmitted data bit is "1," the encoder sends a nonorthogonal spreading code. Therefore, the additional MAI spreading code will either contribute an MAI value of one or zero each clock cycle because the encoder is an AND gate. The XOR encoder of the ordinary CDMA crossbar cannot be used to encode the OCI codes because it only complements the spreading code chips, so an XOR gate will cause MAI to the crossbar whether the data bit is "0" or "1." A hybrid encoder is developed for both orthogonal and nonorthogonal spreading with an XOR gate, an AND gate, and a multiplexer unit, as shown in Fig. 2. Two decoder types are implemented for orthogonal and nonorthogonal data. More details about each component of the OCI crossbar will be presented in Section IV-C after describing the OCI code design procedures and decoding scheme in Section IV-B.

#### B. OCI Code Design

The Walsh-Hadamard spreading code family has a featured property that enables CDMA interconnect overloading. The difference between any consecutive channel sums of data spread by the orthogonal spreading codes for an odd number of TX-RX pairs  $M$  is always even, regardless of the spread data. This property means that for the  $N - 1$  TX-RX pairs using the Walsh orthogonal codes, one can encode additional  $N - 1$  data bits in consecutive differences between the  $N$  chips composing the orthogonal code. Thus, exploiting this property enables adding 100% nonorthogonal spreading codes, which can double the capacity of the ordinary CDMA crossbar. In this section, the code design methodology, mathematical foundations, and the decoding details of both T-OCI and P-OCI codes are provided. The notations used throughout this paper are listed in Table I.

An AND gate encoder is used to encode data with nonorthogonal spreading codes as shown in Fig. 2(a). Therefore, for a nonorthogonal encoder, if data to transmit are one, a single spreading chip at a specific time slot in the spreading cycle is added to the channel sum, which causes the consecutive sum difference to deviate. The nonorthogonal codes imitate the TDMA signaling scheme as each code is composed of a single chip of "1" sent in a specific time slot. The encoding/decoding scheme presented in this paper provide a novel approach that enables coexistence between CDMA and TDMA signals in the same shared medium. Therefore, the developed encoder is called TDMA overloaded on CDMA interconnect (T-OCI). Fig. 3 shows an encoding/decoding example of two T-OCI codes for a spreading code of length  $N = 8$ . An odd number of orthogonal codes must be used simultaneously to preserve the even difference property of Walsh codes.






Fig. 2. High-level architecture and building blocks of the OCI crossbar. (a) T-OCI/P-OCI hybrid encoder. (b) T-OCI nonorthogonal decoder. (c) P-OCI nonorthogonal decoder. (d) T-OCI pipelined crossbar tree adder, in which the adder is replicated  $N$  times for P-OCI crossbar. (e) P-OCI orthogonal decoder. (f) T-OCI orthogonal decoder.

TABLE I  
DEFINITION OF NOTATIONS

Notation	Description
$N$	Orthogonal spreading code Length
$M$	Number interconnected ports
$m$	Number of crossbar adder wires
$S$	Sum of CDMA chips carried by the channel
$d_C$	Data bit encoded by an orthogonal CDMA code
$d_T$	Data bit encoded by a non-orthogonal TDMA code
$C_o(j)$	The $j^{\text{th}}$ chip of the orthogonal CDMA code
$T(j)$	The $j^{\text{th}}$ chip of the non-orthogonal TDMA code
$C_n$	TDMA MAI code (non-orthogonal spread data)
$R(k)$	Output of the $k^{\text{th}}$ correlator decoder

512 TDMA codes cause MAI to the sum of CDMA spread data.  
513 The equation of the crossbar sum for both CDMA and TDMA  
514 encoded data can be written as

$$515 S = \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + \sum_{j=N+1}^{2N-1} d_T(j) \cdot T(j - N + 1) \quad (6)$$




Fig. 3. Encoding/decoding of three orthogonal codes and two T-OCI codes.

516 where  $S$  is the  $N$ -cycle waveform of the channel sum,  $d_C(j)$  517  
518 is the orthogonal CDMA data bit sent by the  $j^{\text{th}}$  user,  $d_T(j)$  519  
520 is the nonorthogonal TDMA data bit sent by the  $j^{\text{th}}$ ,  $C_o(j)$  521  
522 is the orthogonal code assigned to the  $j^{\text{th}}$  user, and  $T(j - N + 1)$  523  
524 is the TDMA code assigned to the  $j^{\text{th}}$  user. The TDMA code 525  
526  $T(i)$  is a single chip of “1” assigned at the  $i^{\text{th}}$  time slot. 527  
528 The TDMA term of the equation is the sum of products of  
TDMA chips and their corresponding data bits. This term can  
be viewed as another  $N$ -chip spreading code added to the  
orthogonal spread data represented by the first term of the  
equation. It should be indicated that the first chip of the TDMA  
MAI code is always set to zero ( $T(1) = 0$ ), and the remaining  
 $N - 1$  chips are assigned according to the encoded data bits;

529 this note is the key to properly decode both orthogonal and  
 530 nonorthogonal spread data. Equation (6) can be rewritten as  
 531 follows:

$$532 \quad S = \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + C_n(d_T) \quad (7)$$

533 where  $C_n(d_T)$  is the TDMA MAI code as a function of the  
 534 nonorthogonal data. The number of the crossbar adder output  
 535 bits is  $m = \log_2 N + 1$  despite that the number of adder  
 536 inputs is  $2(N - 1)$ , which is the total number of orthogonal  
 537 and nonorthogonal TX-RX pairs sharing the OCI crossbar.  
 538 This is because at any time instance, there can be only  $N$   
 539 inputs having a value of “1” in the T-OCI encoding scheme.  
 540 The number of the adder output bits is specifically important  
 541 because it directly determines the crossbar wiring density.

542 Orthogonal spread data can be still decoded properly using  
 543 the accumulator-based correlator. Despreading of the  $k$ th  
 544 orthogonal spread data is achieved by multiplying the crossbar  
 545 sum by the  $k$ th orthogonal spreading code as follows:

$$546 \quad R(k) = C_o(k) \cdot S = C_o(k) \left( \sum_{j=1}^{N-1} (-1)^{d_C(j)} C_o(j) + C_n(d_T) \right) \\ 547 \quad = (-1)^{d_C(j)} N/2 + C_o(k) \cdot C_n(d_T). \quad (8)$$

548 The first term of (8) is the autocorrelation term, which is equal  
 549 to  $\pm N/2$  according to the data spread  $d_C$ , while the second  
 550 term is the cross correlation between the orthogonal spreading  
 551 code  $C_o(k)$  and the nonorthogonal MAI TDMA code  $C_n(d_T)$ .  
 552 The maximum MAI value contributed by the second term is  
 553  $\pm N/2$  because the MAI code is correlated with a balanced  
 554 orthogonal code, where the number of “1” chips is equal to the  
 555 number of “0” chips and equals  $N/2$ . This case can only occur  
 556 if the MAI TDMA code constructed by the nonorthogonal  
 557 encoded data is identical to  $C_o(k)$  or its complement  $\overline{C_o(k)}$ ,  
 558 which yields  $\pm N/2$ , respectively.

559 As long as the MAI magnitude  $|C_o(k) \cdot C_n(d_T)| < N/2$ ,  
 560 the nonzero correlation result will always facilitate proper  
 561 decoding of the orthogonal data, where the comparator circuit  
 562 can still be used to detect the accumulator sign. The main  
 563 challenge is decoding orthogonal data when the MAI TDMA  
 564 code is identical to the spreading code or its complement,  
 565 which might cause the correlation result to be zero. Zero  
 566 correlation indicates either cases of [ $d_C = 0$  and  $C_n(d_T) =$   
 567  $\overline{C_o(k)}$ ] or [ $d_C = 1$  and  $C_n(d_T) = C_o(k)$ ]. However, because  
 568 the first chip of the MAI TDMA code  $C_n(d_T)$  is always  
 569 forced to zero, the first case can be excluded because all  
 570 Walsh orthogonal spreading codes start with “0.” Therefore,  
 571 the zero correlation result always indicates that the orthogonal  
 572 data encoded is “1.”

573 On the other hand, decoding nonorthogonal TDMA data  
 574 can be achieved by exploiting the even difference property of  
 575 the Walsh orthogonal codes. Because the T-OCI decoding is  
 576 achieved by parity checking the difference between consecu-  
 577 tive crossbar sums, a two-input XOR gate is used. The XOR  
 578 gate inputs are the current least significant bit (LSB) of the  
 579 crossbar sum and the LSB of the crossbar sum corresponding

to the first chip of the Walsh codes stored in a flip-flop (FF) 580

$$d_T(j) = S(0) \oplus S(j - N + 1). \quad (9) \quad 581$$

The XOR gate output determines the parity of the difference, 582  
 and consequently, the nonorthogonal TDMA encoded data. 583

The P-OCI crossbar employs the same Walsh and Over- 584 AQ:2  
 loaded Codes as the T-OCI crossbar; however, the data spread- 585  
 ing and decoding are parallelized. Instead of using one XOR 586  
 gate to encode the data bit using the spreading code,  $N$  XOR 587  
 gates are used where the data bit is XORed with the  $N$  chips 588  
 of the spreading code in parallel. The nonorthogonal AND gate 589  
 encoders are also replicated  $N$  times. Since the  $N$  chips are 590  
 available in parallel in the same clock cycle,  $N$  replicas of the 591  
 crossbar adder are necessary to add the  $N$  chips from each 592  
 transmit port. Therefore, the encoding and decoding equations 593  
 governing P-OCI are the same as those of the T-OCI. 594

### 595 C. OCI Crossbar Building Blocks

Two variants are realized for each OCI crossbar, refer- 596  
 ence and pipelined architectures. The pipelined architecture is 597  
 implemented to increase the crossbar operating frequency, and 598  
 consequently, bandwidth by adding nonfunctional pipelining 599  
 registers to reduce the crossbar critical path. The OCI crossbar 600  
 shown in Fig. 2 is basically composed of three main building 601  
 blocks: 1) the encoder wrappers; 2) the decoder wrappers; 602  
 and 3) the crossbar adder blocks, which are described in the 603  
 following. 604

1) *Crossbar Controller*: At the beginning of each crossbar 605  
 transaction, the controller assigns spreading codes to dif- 606  
 ferent encoders. The assignment of orthogonal despread- 607  
 ing codes to receive ports is fixed, i.e., does not change 608  
 between the crossbar transactions. Therefore, for a router 609  
 port to initiate the communication with the receive port it 610  
 addresses, its encoder must be assigned a spreading code 611  
 that matches the destined decoder. If two different ports 612  
 request to address the same decoder, the controller allows 613  
 one access and suspends the other according to a prede- 614  
 fined arbitration scheme. This code assignment scheme is 615  
 called receiver-based protocol [20]. In this paper, a static 616  
 allocation scheme that allocates fixed spreading codes to 617  
 all encoders is used. To interconnect a large number of 618  
 PEs, a torus, star, or hybrid NoC topology can be realized 619  
 where the assignment of spreading codes is local to each 620  
 router. Consequently, each new packet arriving at a router 621  
 is assigned a spreading code corresponding to its exit 622  
 port decoder. The crossbar controller issues handshake 623  
 signals to the transmit and receive ports with matching 624  
 spreading codes to enable the transmitter encoders and 625  
 receiver decoders. 626

2) *Hybrid Encoder*: The encoder is hybrid, it can encode 627  
 both orthogonal and nonorthogonal data. A transmitted 628  
 data bit is XORed/ANDed with the spreading code to pro- 629  
 duce the orthogonal/nonorthogonal spread data, respec- 630  
 tively. A multiplexer chooses between the orthogonal and 631  
 nonorthogonal inputs according to the code type assigned 632  
 to the encoder as depicted by Fig. 2(a). The encoder is 633  
 replicated  $N$  times for the P-OCI crossbar. 634

TABLE II

COMPLEXITY ANALYSIS OF THE CONVENTIONAL CDMA AND OCI CROSSBARS FOR  $N$ -CHIP SPREADING CODES (FOR A GENERIC NUMBER OF PORTS  $2(N - 1)$ ); BOLD NUMBERS BETWEEN BRACKETS ARE NUMERICAL VALUES COMPUTED FOR  $N = 8$  AS AN ILLUSTRATIVE EXAMPLE

Topology	Instances	Crossbar Wires	Encoders	Orthogonal Decoders		Non-orthogonal decoders		Counters
		FF	COMB	FF	COMB	FF	COMB	
Conventional CDMA Crossbar	Encoders: $N - 1$ (7), Orthogonal decoders: $N - 1$ (7)	$\lceil \log_2(N) \rceil$ (3)	1-AND	$\lceil \log_2((N/4) * (N - 1)) \rceil$ (4)	Adder output width: $(\lceil \log_2((N/4) * (N - 1)) \rceil)$ (4)	0	0	Adder wires: $\lceil \log_2(N) \rceil$ (3)
T-OCI Crossbar	Encoders: $2(N - 1)$ (14), Orthogonal decoders: $N - 1$ (7), T-OCI Decoders: $N - 1$ (7)	$\lceil \log_2(N+1) \rceil$ (4)	1-AND, 1-XOR, 1-MUX	$\lceil \log_2((N/4) * (N - 1)) \rceil + 1$ (5)	Adder output width: $(\lceil \log_2((N/4) * (N - 1)) \rceil + 1)$ -bit (5)	2	1-XOR	FFs: $\lceil \log_2(N) \rceil$ (3)
P-OCI Crossbar	Encoders: $2N(N - 1)$ (112), Orthogonal decoders: $N - 1$ (7), T-OCI Decoders: $N - 1$ (7)	$N \lceil \log_2(N + 1) \rceil$ (4)	$N$ -AND, $N$ -XOR, $N$ -MUX	0	Adders: $\sum_{i=0}^{\log_2 N - 1} (\log_2 N - i)$ (6)	0	1-XOR	

3) *Crossbar Adder*: For a spreading code set of length  $N$ , the number of crossbar TX-RX ports is equal to  $M = 2(N - 1)$ . In the T-OCI crossbar, sending a “1” chip to the adder is mutually exclusive between nonorthogonal transmit ports according to the T-OCI encoding scheme. This indicates that among the  $2(N - 1)$  inputs to the adder, there are guaranteed  $(N - 2)$  zeros, while the maximum number of “1” chips is  $N$ . Therefore, a multiplexer is instantiated to select only a single input of the nonorthogonal TDMA encoded data bits and discard the remaining bits that are guaranteed to be “0.” Thus, the adder has only  $N$ -bit inputs,  $N - 1$  from orthogonal encoders, and 1 from the multiplexer, as shown in Fig. 2(d). The sum produced by the adder circuit needs  $(\log_2 N)$  wires. The number of needed stages of registers to pipeline the adder is  $(\log_2 N)$ , as depicted in Fig. 2(d).  $N$  replicas of the crossbar adder are instantiated for the parallel encoding adopted in the P-OCI crossbar.

4) *Custom Decoder*: There are four decoder types for different CDMA decoding techniques: the orthogonal T-OCI and P-OCI decoders and the overloaded T-OCI and P-OCI decoders. The orthogonal T-OCI decoder is an accumulator implementation of the correlator receiver.  $N - 1$  accumulator decoders are instantiated in all CDMA crossbar types for orthogonal data despreading. Instead of implementing two different accumulators (the zero and one accumulator), an up-down accumulator is implemented and the accumulated result is the difference between the two accumulators of the conventional CDMA decoder as shown in Fig. 2(f). The accumulator adds or subtracts the crossbar sum values according to the despreading code chip and resets every  $N$  cycles. The sign bit of the accumulated value directly indicates the decoded data bit, where the positive sign is decoded as “1,” while the negative sign is decoded as “0.” The P-OCI orthogonal decoder shown in Fig. 2(e) differs from the T-OCI orthogonal decoder in receiving the adder sum values concurrently not sequentially; therefore, the accumulator loop is unrolled into a parallel adder.

The T-OCI overloaded decoder depicted in Fig. 2(b) is composed of a 2-bit register to store the LSBs of two sum values, first of which is  $S(0)$  and the second is

$S(j - N + 1)$ , where  $j$  is the number of the T-OCI decoders ( $N \leq j \leq 2N - 2$ ). The two bits are fed to the XOR gate, which decodes nonorthogonal spread data. The T-OCI decoder is replicated  $N$  times to implement the P-OCI decoder of Fig. 2(c). The 2-bit register is not needed anymore because the  $S(0)$  and  $S(j - N + 1)$  values exist in the same cycle. The T-OCI and P-OCI crossbar architectures contain  $(N - 1)$  orthogonal decoders and  $(N - 1)$  overloaded decoders.

Table II provides a comprehensive complexity analysis of the OCI crossbars compared with that of the classical CDMA crossbar as a function of the spreading code length  $N$ . The complexity of all crossbar components is analyzed and expressed in terms of the number of FFs and combinational logic (COMB). Some crossbar components like the counter can be replicated  $M$  times, one replica is used in each decoder. However, the number of such replicated components can be reduced if different decoders can share one replica. Therefore, there is a tradeoff between resource sharing, which reduces resource utilization but increases the wiring density and resource replication. For the orthogonal CDMA decoder, the maximum number of ones the accumulator can add at any decoding cycle is  $(N - 1)$  ones (“1” from each encoder). The accumulator adds the received crossbar sum up for  $N/2$  cycles and subtracts it for  $N/2$  cycles, due to the balanced nature of the Walsh orthogonal codes. During any  $N/2$  cycles, there only exists  $N/4$  “1” chips in each of the  $N - 1$  codes due to the orthogonality property. Therefore, the value stored in the accumulator never exceeds  $N(N - 1)/4$  for orthogonal codes only. Thus, the accumulator and its pipelining register are  $\lceil \log_2(N(N - 1)/4) \rceil$  wide. For the OCI decoder, an additional bit is added to the accumulator output due to increasing the maximum sum value by 1.

For the same number of chips  $N$ , the conventional CDMA and T-OCI crossbar variants exhibit the same latency, which is  $N$  clock cycles because a single data bit is spread in  $N$  chips. The latency of the P-OCI crossbar, however, is only one cycle. The conventional CDMA crossbar utilizes the least area, while the P-OCI crossbar utilizes the largest area due to the additional  $N - 1$  hybrid encoders and  $N - 1$  XOR decoders per spreading chip. However, the area normalized to the number of ports in the T-OCI crossbar is lower than




Fig. 4. Implementation results of the OCI crossbars for a spreading code length  $N = \{8, 16, 32, 64\}$ . (a) Resources as combinational (hashed bars) and noncombinational (solid bars) in LUT-FF/port. (b) Maximum clock frequency  $f_c$  in megahertz. (c) Log-scaled crossbar bandwidth  $BW$  in megabits per second. (d) Dynamic power dissipated  $P_D$  in milliwatts per port. (e) Dynamic power dissipated  $P_D$  in mw/port

720 that in the conventional CDMA crossbar. The P-OCI crossbar  
 721 bandwidth, however, is the highest of the three crossbars. The  
 722 T-OCI crossbar bandwidth is double that of the conventional  
 723 CDMA crossbar because the number of interconnected ports  
 724 is doubled, while the P-OCI bandwidth is  $N \times 100\%$  higher  
 725 than that of the T-OCI crossbar. Therefore, the P-OCI crossbar  
 726 has the highest bandwidth at the expense of higher complex-  
 727 ity, while the conventional CDMA crossbar has the lowest  
 728 bandwidth and complexity and the T-OCI crossbar seizes the  
 729 middle ground in terms of area and bandwidth.

## 730 V. PERFORMANCE EVALUATION

731 In this section, the performance evaluation results of the  
 732 developed OCI crossbars are presented.

### 733 A. OCI Crossbar Evaluation

734 In this section, a comparison among the conventional  
 735 CDMA, T-OCI, and the P-OCI crossbars is drawn. A crossbar  
 736 containing a number of TX-RX ports is built with full capacity,  
 737 i.e., the number of ports is the maximum number offered  
 738 by the crossbar. All CDMA crossbar architectures in both  
 739 the reference and pipelined variants are implemented and  
 740 validated on an Artix-7 AC701 evaluation kit. The developed  
 741 crossbars are evaluated for different spreading code lengths  
 742  $N = \{8, 16, 32, 64\}$ . To establish a fair comparison among  
 743 different crossbar architectures with different numbers of ports,  
 744 all utilization metrics are normalized to the number of crossbar  
 745 ports  $M$ . The evaluation results, including the resource utili-  
 746 zation expressed in the number of lookup tables (LUTs) and  
 747 FFs per port, maximum crossbar frequency, dynamic power  
 748 consumption per port, and crossbar bandwidth, are illustrated  
 749 in Fig. 4.

750 As depicted in Fig. 4(a), for a spreading code of length  $N$ ,  
 751 the resource utilization per port of the T-OCI crossbar is  
 752 lower than that of the ordinary CDMA crossbar by 31%.  
 753 This salient reduction in the normalized resource utilization  
 754 is due to the significant increase in the CDMA interconnect

capacity compared with the marginal overhead added by the  
 crossbar circuitry. On the other hand, the P-OCI crossbar is  
 400% larger than the conventional CDMA crossbar due to  
 the parallel crossbar adders. Increasing the spreading code  
 length  $N$  increases the resource utilization per port, due to  
 the increasing crossbar complexity. Specifically, with increasing  
 $N$ , the size of the crossbar adder and accumulator decoder  
 circuitry increases. The resource utilization of all crossbar  
 pipelined variants is always larger than that of the basic  
 architectures due to the additional nonarchitectural pipelining  
 registers.

For all reference architectures, the operating frequency is  
 limited by the critical path length of the crossbar adder. For  
 various CDMA crossbars of the same spreading code length  
 $N$ , orthogonal spreading and despreading circuits are identical  
 and nonorthogonal data encoders and decoders are running  
 parallel to the orthogonal spreading circuitry with a shorter  
 critical path length. The input size of the adder circuit is  
 equal to  $M$ , the number of transmitting ports, which varies  
 with the CDMA crossbar type. Fig. 4(b) illustrates that for a  
 spreading code of fixed length  $N$ , the crossbar frequency of  
 the overloaded CDMA crossbars is lower than the basic CDMA  
 crossbar frequency due to the increase in the adder circuit size.  
 The pipelined architecture splits the adders' critical path into  
 $\lceil \log_2(N+1) \rceil$  stages, which improves the maximum crossbar  
 frequency at the expense of the extra nonarchitectural registers  
 and output latency. The maximum crossbar frequency in the  
 pipelined architectures no longer depends on the adder, yet it  
 depends on the maximum delay of both the adder stage and I/O  
 circuitry. The crossbar frequency decreases with increasing  $N$   
 for both overloaded and ordinary CDMA crossbars due to the  
 increasing computational complexity of the adders, as shown  
 in Fig. 4(b). The clock frequency of the P-OCI crossbar is  
 higher than that of the T-OCI crossbar due to the absence of  
 the highly loaded synchronization counters and some pipelining  
 registers presented in the T-OCI crossbar.

With increasing  $N$ , the drop in the maximum clock  
 frequency is compensated for by the increase in the



793 crossbar bandwidth, due to the capacity enhancement gained  
 794 by crossbar overloading as shown in Fig. 4(c). The log-  
 795 scaled crossbar bandwidth is plotted for only a single bit per  
 796 port interconnected via the CDMA crossbar. For a fixed  $N$ ,  
 797 the enhancement of the CDMA crossbar bandwidth for the  
 798 P-OCI and T-OCI crossbars over the classical CDMA cross-  
 799 bars is salient. Generally, the CDMA crossbar bandwidth  $BW$   
 800 is given by the following equation:

$$801 \quad BW = W f_c \frac{M}{\Gamma} \quad (10)$$

802 where  $W$  is the port width in bits,  $f_c$  is the crossbar clock  
 803 frequency,  $M$  is the number of crossbar ports, and  $\Gamma$  is the  
 804 number of cycles to encode 1 bit of data from all ports. The  
 805 T-OCI crossbar bandwidth demonstrates a significant increase  
 806 over the ordinary CDMA crossbar as it has an overloading  
 807 ratio of  $M/N = 2$  compared with the basic CDMA crossbar  
 808 ratio of  $M/N = 1$  for the same  $\Gamma = N$  for both crossbars.  
 809 For the P-OCI crossbar, however,  $\Gamma = 1$ , and therefore,  
 810 the bandwidth of the P-OCI crossbar is  $N$  times that of the  
 811 T-OCI crossbar and  $2N$  times that of the conventional CDMA  
 812 crossbar. Fig. 4(d) depicts the bandwidth-to-resource ratio;  
 813 the T-OCI and P-OCI crossbars offer higher ratios compared  
 814 with the conventional CDMA crossbar due to the significant  
 815 bandwidth enhancement compared with the induced marginal  
 816 resource overhead.

817 As illustrated in Fig. 4(e), for a spreading code of fixed  
 818 length  $N$ , the dynamic power dissipation per port, estimated  
 819 by the Xilinx Vivado tool for a single crossbar transaction, is  
 820 decreased by 45% for the T-OCI crossbar due to the offered  
 821 capacity enhancement. However, due to the increased area and  
 822 parallel encoding–decoding of the P-OCI crossbar, its dynamic  
 823 power dissipation is 133% higher than that of the conventional  
 824 CDMA crossbar. With increasing  $N$ , power dissipation per  
 825 port increases for all CDMA crossbars due to the increased  
 826 size and complexity of the crossbar components.

### 827 B. OCI Communication Reliability Considerations

828 Since the OCI scheme relies on adding detectable interfer-  
 829 ence to the interconnect, the robustness of the OCI crossbar  
 830 to noise may be raised as a concern; would the added MAI  
 831 reduce the robustness of the OCI compared with that of the  
 832 conventional CDMA interconnect? According to [27], while  
 833 full-swing digital implementations have typically been able  
 834 to assume BER values less than  $10^{-15}$  over the operating  
 835 range of voltages and frequencies, this assumption does not  
 836 hold true for custom low-swing interconnect implementations  
 837 and modern deep submicrometer circuits. Indeed, in wireless  
 838 communication channels, overloaded CDMA would increase  
 839 the BER compared with the classical CDMA because of  
 840 overloading the channel with MAI. Wireless channels are  
 841 purely analog exposing them to all random effects such as  
 842 noise. On the other hand, the OCI crossbar adopts binary  
 843 signaling to carry the crossbar sum instead of multilevel or  
 844 analog signaling. The binary nature of the OCI interconnect  
 845 enables enhancing its robustness by employing error detection  
 846 and correction techniques to mitigate such random effects.




Fig. 5. BER versus SNR of the OCI and conventional CDMA crossbars in the presence of AWGN.

847 To empirically test the robustness of the OCI crossbar on  
 848 the FPGA platforms, a testbench was applied for  $N = 16$   
 849 OCI crossbar implemented on a Zedboard FPGA evaluation  
 850 kit with a 100-MHz clock frequency and a 1 V core voltage.  
 851 Zynq's embedded processor runs a program generating  $10^6$   
 852 consecutive crossbar transactions and compares the decoded  
 853 output with the input data. Zero errors were detected during  
 854 the experiment, which lasted for 27 h.

855 On the other hand, to study the reliability of OCI and  
 856 conventional CDMA links in the presence of error sources  
 857 such as noise, the BER of the overloaded and classical CDMA  
 858 links subject to additive white Gaussian noise (AWGN) with  
 859 a variable signal-to-noise ratio (SNR) was computed using  
 860 MATLAB simulation for the following test scenario: the  
 861 CDMA sum  $S$  can be expressed as a bit vector  $S =$   
 $[s_1 s_2 \dots s_m]$ , where  $m = \lceil \log_2 M \rceil$ . An AWGN vector of  
 862 size  $m$  is added to the sum  $S$  to generate the corrupted sum  
 863  $\tilde{S}$  such that  $\tilde{S} = S + [N_1 N_2 \dots N_m]$ , where each  $N_i$  is an  
 864 AWGN with zero mean and variance  $\sigma^2 = Ps/\text{SNR}$ , where  $Ps$   
 865 is the signal power. A total of  $10^7$  test vectors are randomly  
 866 generated per SNR value, which changes from 0 to 20. The  
 867 BER–SNR curves shown in Fig. 5 depicts an increase in the  
 868 BER of overloaded CDMA compared with that of classical  
 869 CDMA in a digital communication channel subject to AWGN.  
 870 The BER increase is no greater than 72% and its average  
 871 is 35%.  
 872

### 873 C. OCI for NoCs: Analytical Evaluation

874 Table III provides an analytical comparison between the  
 875 OCI crossbars and some existing bus and NoC interconnection  
 876 techniques. The comparison is established for an interconnect  
 877 of  $M$  TX-RX pairs representing the number of ports in an NoC  
 878 router. The compared metrics are the interconnect complexity  
 879 normalized to the port width in bits  $W$ , interconnect latency  
 880 in clock cycles, and the interconnect bandwidth normalized to  
 881 the crossbar operating frequency  $f_c$  and  $W$ .

882 As a bus, the OCI crossbar provides a higher bandwidth  
 883 than the CDMA peripheral bus [16]. The CDMA peripheral  
 884 bus interfaces multiple peripherals to multiple PEs on a  
 885 shared CDMA bus. The OCI technique can be applied to  
 886 the peripheral bus to increase the number of interconnected  
 887 PEs and peripherals without degrading the transaction latency.  
 888 In the CDMA parallel transfer wrapper of [17] and [18],

TABLE III  
ANALYTICAL COMPARISON BETWEEN THE T-/P-OCI CROSSBARS AND OTHER INTERCONNECTS

Bus/NoC Topology	Complexity / $W$	One packet Latency (clock cycles)	$BW/(f_c \times W)$
T-OCI Crossbar	$M$ Hybrid encoders $M/2$ Accumulator decoders $M/2$ XOR decoders	$M/2$	2
P-OCI Crossbar	$M^2$ Hybrid encoders $M/2$ Accumulator decoders $M/2$ XOR decoders $M/2$ adders	1	$2M$
TDMA-based CDMA NoC [25]	$M$ AND Encoders $M$ Accumulator decoders	$M$	1
CDMA Peripheral bus [16]	$M$ Encoders $M$ Accumulator decoders	$M$	1
CDMA Parallel Transfer Wrapper [17], [18]	$M$ Encoders $M$ Accumulator decoders	$M$	1
CDMA NoC [20]	$M$ Encoders/router $M$ Accumulator decoders	1 hop $M$ per hop	1
PTP NoC [20]	One Bypass multiplexers/router	1 hop (best case) $M$ hops (worst case)	$M$ (best case) $1/M$ (worst case)
CDMA star NoC [22]	$M$ Encoders/router $M$ Accumulator decoders	1 hop (best case) 3 hops (worst case)	<i>N.A.</i>
Mesh NoC with CDMA Multicastable Router [23]	$M$ Encoders/router $M$ Accumulator decoders	5 hops worst case in $5 \times 5$ mesh	<i>N.A.</i>
Mesh NoC without CDMA Multicastable Router [23]	<i>N.A.</i>	8 hops worst case in $5 \times 5$ mesh	<i>N.A.</i>
Parallel Dynamic CDMA NoC [24]	$M^2$ Encoders/router $M$ Accumulator decoders	1 hop 1 per hop	$M$
Mesh NoC [28]	$M$ buffers/router $M \times M$ SDMA cross bar/router	1 hop 1	$M$
MPEG-2 PTP [29]	$M$ ports (wiring)	1	$M$
MPEG-2 NoC [29]	$M$ buffers/router $M \times M$ SDMA cross bar/router	1 hop 1 per hop	$M$
MPEG-2 TDMA Bus [29]	$M$ ports (wiring) arbiter	1	1

889 the number of parallel transfer lines is reduced by bundling  
890 data using spreading codes. The OCI spreading codes can be  
891 used to bundle more data bits on the same number of wires.  
892 Therefore, the OCI crossbar can provide higher bandwidth  
893 than the CDMA peripheral bus and the CDMA parallel transfer  
894 wrapper of the same complexity due to crossbar overloading.

895 The CDMA encoding–decoding scheme presented in [25]  
896 is based on the standard basis TDMA codes, which replace  
897 the orthogonal Walsh codes. The encoders are consequently  
898 replaced by an AND gate, the bus adder is reduced to a single  
899 XOR gate, the channel wires are reduced to one wire per bit  
900 because no two TDMA chips are simultaneously sent in the  
901 same clock cycle. This scheme resembles TDMA signaling  
902 but adopts the CDMA arbitration procedures where the code  
903 assignment is done once every  $N$  encoding–decoding bus  
904 cycle. On the other hand, our proposed OCI technique enables  
905 coexistence between both CDMA and TDMA codes on a  
906 single channel, providing double bandwidth, while utilizing  
907 less area than two independent TDMA and CDMA crossbars.

908 The data transfer latency of the CDMA NoC router in [20]  
909 is equal to the best case latency of a PTP network. This data  
910 transfer latency of the CDMA router can be reduced using  
911 fewer chips per spreading code while keeping the number  
912 of PEs unchanged through utilizing the OCI technique. The  
913 CDMA NoC router in [22] utilizes the orthogonal Walsh code  
914 set to interconnect a maximum of  $N$  network nodes, where  
915  $N$  is the number of chips in a spreading code. The presented




Fig. 6. (a) CONNECT torus topology (b) versus the OCI star topology.

916 routers can exploit the OCI schemes to double the number of  
917 ports of the network router without increasing the spreading  
918 code length and hence without increasing the hop latency.  
919 The multicast router of [23] interconnects four ports and four  
920 PEs. The OCI technique can double the capacity of the switch  
921 without increasing the hop latency, and therefore, each PE can  
922 multicast more packets through the router in one hop.

923 The modules of the MPEG-2 encoder in [29] are intercon-  
924 nected using PTP, NoC, and TDMA bus topologies to evaluate  
925 these three different interconnects. The NoC is shown to have a  
926 close bandwidth to a PTP at fewer logic resources and wiring  
927 area and much higher bandwidth than the TDMA bus. The  
928 conventional parallel CDMA buses of [24] demonstrate equal  
929 bandwidth to the best case bandwidth of mesh NoCs [28], in  
930 addition to the fixed latency, due to the simultaneous medium  
931 access by the interconnected PEs. The P-OCI crossbar can






Fig. 7. (a) Latency, (b) throughput, (c) TPA, and (d) power dissipation of T-OCI, P-OCI, and CONNECT NoCs.

932 provide a higher bandwidth and a lower latency than the  
 933 conventional parallel CDMA buses by simultaneously trans-  
 934 mitting all the  $N$  chips of the spreading code in parallel due  
 935 to overloading. This analytical discussion highlights the OCI  
 936 capability of substituting the classical CDMA interconnect in  
 937 any CDMA-based bus or NoC architecture while providing  
 938 higher bandwidth at the same latency or interconnecting the  
 939 same number of ports at lower latency per transaction.

#### 940 D. OCI for NoCs: Experimental Evaluation

941 To study the effectiveness of the OCI crossbar in a full  
 942 working NoC, a 65-node star topology is built using five OCI  
 943 routers, each of the 13 PEs is connected by an OCI router  
 944 with  $N = 8$ , and the five OCI routers are interconnected by an  
 945 SDMA central router. Both T-OCI- and P-OCI-based NoCs are  
 946 compared with a 64-node, 16-bit flit, and 8-ary 2-cube torus  
 947 SDMA-based NoC generated by the CONNECT tool [30].  
 948 The CONNECT NoC employs simple input queued routers  
 949 with peek flow control. Fig. 6 illustrates the torus topology  
 950 employed by the CONNECT NoC versus the star topology  
 951 adopted by the OCI NoC. The star topology is chosen for  
 952 the OCI NoC since the improvement of the OCI complexity  
 953 against the SDMA router increases as the number of ports  
 954 increases due to the linear increase in the OCI crossbar area  
 955 compared to the quadratic increase in the SDMA crossbar area.  
 956 Similarly, the torus topology was chosen for the CONNECT  
 957 NoC since the torus SDMA crossbars have a low number  
 958 of ports, which is translated to lower complexity. Since each  
 959 router in a torus network accommodates five buffers, the buffer  
 960 spacing offered in the CONNECT NoC is  $64 \times 5$ , while the  
 961 spacing of the OCI-based NoC is equal to the number of PEs  
 962 plus the number of buffers in the central router, which equates  
 963 to  $65 + 5$ . Therefore, to equalize the buffer spacing in the

TABLE IV  
 IMPLEMENTATION RESULTS ON THE ASIC 65-nm TECHNOLOGY

	CONNECT	T-OCI	P-OCI
Area ( $mm^2$ )	1.998	1.09	1.394
Clock period (ns)	0.72	1.11	1.36

964 compared NoCs, the OCI buffer width is sized four times the  
 965 CONNECT buffer width. Consequently, the flit size of the  
 966 OCI-based NoC is 64 bits. Table IV lists the implementation  
 967 results of the three NoCs on the 65-nm ASIC technology, the  
 968 area of the T-OCI NoC is 45% less than that of the CONNECT  
 969 NoC, while the area of the P-OCI is 30% less than that of the  
 970 CONNECT NoC, despite the larger flit size with a reduction  
 971 in latency due to their lower complexity.

972 The performance comparisons of the T-OCI and P-OCI  
 973 NoCs versus the CONNECT NoC are depicted in Fig. 7  
 974 for six synthetic traffic patterns and for the same packet  
 975 width of 256 bits. The uniform, hotspot, and tornado traffic  
 976 patterns are employed with two variants: local and global  
 977 traffic. In the global traffic, the traffic pattern is applied to  
 978 the entire network, while in the local traffic, the traffic pattern  
 979 is applied to separate clusters. For the OCI network, there are  
 980 five clusters corresponding to the five OCI routers. On the  
 981 other hand, the 64 nodes of the torus network are divided in  
 982 the network layer into five clusters according to the proximity  
 983 of the routers. The experiment is conducted by subjecting the  
 984 NoCs to different traffic patterns for 500 clock cycles each,  
 985 the latency per packet is then computed by dividing the total  
 986 number of clock cycles (500) by the total number of packets  
 987 arrived successfully to their target PEs in each traffic pattern.

Additionally, the throughput  $\Theta$  is calculated as follows:

$$\Theta = \frac{N_c \times N_b \times N_p}{t_c} \quad (11)$$

where  $N_c$  is the number of the simulation clock cycles (500),  $N_b$  is the number of bits per packet (256),  $N_p$  is the number of packets received by the target PEs, and  $t_c$  is the clock period.

As illustrated by Fig. 7(a), the latency in clock cycles per packet of the T-OCI is higher than that of the CONNECT NoC in most traffic patterns due to the serial spreading of packets. However, the latency is lower in the hotspot traffic pattern due to the smaller number of hops needed to reach the hotspot node. Additionally, the P-OCI NoC offers lower packet latency compared with the CONNECT NoC for all traffic patterns except for the uniform pattern since torus NoCs are better in balancing the injected load than star NoCs. Consequently, the P-OCI throughput shown in Fig. 7(b) is higher than that of the CONNECT NoC for all traffic patterns due to its lower clock period. Moreover, the improvement in throughput and area of the T-OCI and P-OCI over those of the CONNECT NoC appears in the throughput-to-area ratio (TPA) comparison in Fig. 7(c). However, as illustrated in Fig. 7(d), the dynamic and static power consumption of the OCI-based NoC for all traffic patterns are larger than that of the CONNECT NoC except the uniform pattern despite the P-OCI's higher clock period. Therefore, the improvement in the TPA of the T-OCI and P-OCI routers comes at the expense of increasing power consumption. Resource replication and adapting the clock speed can be employed to enhance the power consumption.

## VI. CONCLUSION

In this paper, we introduced the concept of overloaded CDMA crossbars as the physical layer enabler of NoC routers. In overloaded CDMA, the communication channel is overloaded with nonorthogonal codes to increase the channel capacity. Two crossbar architectures that leverage the overloaded CDMA concept, namely, T-OCI and P-OCI, are advanced to increase the CDMA crossbar capacity by 100% and  $2N \times 100\%$ , respectively, where  $N$  is the spreading code length. We exploited featured properties of the Walsh spreading code family employed in the classical CDMA crossbar to increase the number of router ports sharing the crossbar without altering the simple accumulator decoder architecture of the conventional CDMA crossbar. Generation procedures of nonorthogonal spreading codes are presented along with the reference and pipelined architectures for each crossbar variant. The T-/P-OCI crossbars were implemented and validated on a Xilinx Artix-7 AC701 FPGA evaluation kit.

The performance of the OCI crossbars is compared with that of the conventional CDMA crossbar. The dynamic power is reduced by 45% for the T-OCI crossbar but increased by 133% for the P-OCI crossbar. The T-OCI crossbar utilizes 31% fewer resources, while the P-OCI crossbar uses 400% more resources compared with the conventional CDMA crossbar. The OCI crossbar suitability for NoCs has been established by analytically and experimentally evaluating a fully working OCI-based NoC. A 65-node OCI-based star NoC was realized and compared with an SDMA-based torus NoC generated by

CONNECT. The evaluation results demonstrate the superiority of the OCI-based NoCs in terms of area and throughput.

Many future work directions are inspired by this paper including exploiting the mathematical properties of the code space to find additional nonorthogonal codes and boost the CDMA interconnect capacity and exploring more architectural optimizations of the OCI crossbar. Studying the robustness of CDMA interconnects and its enhancement techniques will be one of the prior future research points. Moreover, we plan to investigate using the OCI-based routers in different network topologies, evaluate their performance using standard benchmarks, and study their suitability for various applications.

## REFERENCES

- [1] K. Asanovic *et al.*, "The landscape of parallel computing research: A view from Berkeley," Dept. EECS, Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/EECS-2006-183, 2006.
- [2] P. Bogdan, "Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization," in *Proc. 9th Int. Symp. Netw.-Chip*, New York, NY, USA, 2015, pp. 21:1–21:8.
- [3] Z. Qian, P. Bogdan, G. Wei, C.-Y. Tsui, and R. Marculescu, "A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture," in *Proc. 8th IEEE/ACM/FIP Int. Conf. Hardw./Softw. Codesign, Syst. Synth.*, New York, NY, USA, Oct. 2012, pp. 161–170.
- [4] Y. Xue and P. Bogdan, "User cooperation network coding approach for NoC performance improvement," in *Proc. 9th Int. Symp. Netw.-Chip*, New York, NY, USA, Sep. 2015, pp. 17:1–17:8.
- [5] T. Majumder, X. Li, P. Bogdan, and P. Pande, "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions," in *Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE)*, San Jose, CA, USA, Mar. 2015, pp. 1102–1107.
- [6] S. J. Hollis, C. Jackson, P. Bogdan, and R. Marculescu, "Exploiting emergence in on-chip interconnects," *IEEE Trans. Comput.*, vol. 63, no. 3, pp. 570–582, Mar. 2014.
- [7] S. Kumar *et al.*, "A network on chip architecture and design methodology," in *Proc. IEEE Comput. Soc. Annu. Symp. (VLSI)*, Apr. 2002, pp. 105–112.
- [8] T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," *ACM Comput. Surv.*, vol. 38, no. 1, 2006, Art. no. 1.
- [9] Y. Xue, Z. Qian, G. Wei, P. Bogdan, C. Y. Tsui, and R. Marculescu, "An efficient network-on-chip (NoC) based multicore platform for hierarchical parallel genetic algorithms," in *Proc. 8th IEEE/ACM Int. Symp. Netw.-Chip (NoCS)*, Sep. 2014, pp. 17–24.
- [10] D. Kim, K. Lee, S.-J. Lee, and H.-J. Yoo, "A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2005, pp. 2369–2372.
- [11] R. H. Bell, C. Y. Kang, L. John, and E. E. Swartzlander, "CDMA as a multiprocessor interconnect strategy," in *Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput.*, vol. 2, Nov. 2001, pp. 1246–1250.
- [12] B. C. C. Lai, P. Schaumont, and I. Verbauwhede, "CT-bus: A heterogeneous CDMA/TDMA bus for future SOC," in *Proc. Conf. Rec. 35th Asilomar Conf. Signals, Syst. Comput.*, vol. 2, Nov. 2004, pp. 1868–1872.
- [13] S. A. Hosseini, O. Javidbakht, P. Pad, and F. Marvasti, "A review on synchronous CDMA systems: Optimum overloaded codes, channel capacity, and power control," *EURASIP J. Wireless Commun. Netw.*, vol. 1, pp. 1–22, Dec. 2011.
- [14] K. E. Ahmed and M. M. Farag, "Overloaded CDMA bus topology for MPSoC interconnect," in *Proc. Int. Conf. ReConfigurable Comput. FPGAs (ReConFig)*, Dec. 2014, pp. 1–7.
- [15] K. E. Ahmed and M. M. Farag, "Enhanced overloaded CDMA interconnect (OCI) bus architecture for on-chip communication," in *Proc. IEEE 23rd Annu. Symp. High-Perform. Interconnects (HOTI)*, Aug. 2015, pp. 78–87.
- [16] T. Nikolic, G. Djordjevic, and M. Stojcev, "Simultaneous data transfers over peripheral bus using CDMA technique," in *Proc. 26th Int. Conf. Microelectron. (MIEL)*, May 2008, pp. 437–440.
- [17] T. Nikolic, M. Stojcev, and G. Djordjevic, "CDMA bus-based on-chip interconnect infrastructure," *Microelectron. Rel.*, vol. 49, no. 4, pp. 448–459, Apr. 2009.

- 1112 [18] T. Nikolić, M. Stojčev, and Z. Stamenković, "Wrapper design for a  
1113 CDMA bus in SOC," in *Proc. IEEE 13th Int. Symp. Design Diagnostics*  
1114 *Electron. Circuits Syst. (DDECS)*, Apr. 2010, pp. 243–248.
- 1115 [19] J. Kim, I. Verbauwhede, and M.-C. F. Chang, "Design of an interconnect  
1116 architecture and signaling technology for parallelism in communication,"  
1117 *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 15, no. 8,  
1118 pp. 881–894, Aug. 2007.
- 1119 [20] X. Wang, T. Ahonen, and J. Nurmi, "Applying CDMA technique to  
1120 network-on-chip," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*,  
1121 vol. 15, no. 10, pp. 1091–1100, Oct. 2007.
- 1122 [21] D. Kim, M. Kim, and G. E. Sobelman, "CDMA-based network-on-chip  
1123 architecture," in *Proc. IEEE Asia-Pacific Conf. Circuits Syst.*, vol. 1.  
1124 Dec. 2004, pp. 137–140.
- 1125 [22] D. Kim, M. Kim, and G. E. Sobelman, "Design of a highperformance  
1126 scalable CDMA router for on-chip switched networks," *Memory*, vol. 8,  
1127 p. 01100110, 2005.
- AQ:3 1128 [23] W. Lee and G. E. Sobelman, "Mesh-star hybrid NoC architecture  
1129 with CDMA switch," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*,  
1130 May 2009, pp. 1349–1352.
- 1131 [24] B. Halak, T. Ma, and X. Wei, "A dynamic CDMA network for multicore  
1132 systems," *Microelectron. J.*, vol. 45, no. 4, pp. 424–434, Apr. 2014.
- AQ:4 1133 [25] J. Wang, Z. Lu, and Y. Li, "A new CDMA encoding/decoding method  
1134 for on-chip communication network," to be published.
- 1135 [26] H.-H. Chen, *The Next Generation CDMA Technologies*. Hoboken, NJ,  
1136 USA: Wiley, 2007.
- AQ:5 1137 [27] J. Postman and P. Chiang, "A survey addressing on-chip interconnect:  
1138 Energy and reliability considerations," *ISRN Electron.*, 2012.
- 1139 [28] S. Mubeen and S. Kumar, "Designing efficient source routing for  
1140 mesh topology network on chip platforms," in *Proc. 13th Euromicro*  
1141 *Conf. Digit. Syst. Design, Archit., Methods Tools (DSD)*, Sep. 2010,  
1142 pp. 181–188.
- 1143 [29] H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip com-  
1144 munication architecture exploration: A quantitative evaluation of point-  
1145 to-point, bus, and network-on-chip approaches," *ACM Trans. Design*  
1146 *Autom. Electron. Syst.*, vol. 12, no. 3, pp. 23:1–23:20, May 2007.
- 1147 [30] M. K. Papamichael and J. C. Hoe, "CONNECT: Re-examining conven-  
1148 tional wisdom for designing nocs in the context of FPGAs," in *Proc.*  
1149 *ACM/SIGDA Int. Symp. Field Programm. Gate Arrays*, New York, NY,  
1150 USA, 2012, pp. 37–46.



**Khaled E. Ahmed** (M'–) received the B.Sc. degree  
in electrical engineering from Alexandria Univer-  
sity, Alexandria, Egypt, in 2014, where he is cur-  
rently pursuing the M.Sc. degree with the Electrical  
Engineering Department.

His current research interests include computer  
architecture, reconfigurable computing and FPGAs,  
networks-on-chip, and high-level synthesis.



**Mohamed R. Rizk** (SM'–) received the B.Sc.  
degree in electrical engineering from Alexandria  
University, Alexandria, Egypt, in 1971, and the  
M.Eng. and Ph.D. degrees in electrical engineering  
from McMaster University, Hamilton, ON, Canada,  
in 1975 and 1979, respectively.

From 1979 to 1981, he was an Assistant Profes-  
sor with the Electrical and Computer Engineering  
Department, McMaster University. Since 1981, he  
has been an Assistant Professor with the Department  
of Electrical Engineering, Alexandria University,

where he is currently an Associate Professor with the Electrical Engineer-  
ing Department. His current research interests include VLSI design, signal  
processing, computer-aided design, and computer networks.



**Mohammed M. Farag** (M'–) received the B.S.  
and M.S. degrees in electrical engineering from  
Alexandria University, Alexandria, Egypt, in 2003  
and 2007, respectively, and the Ph.D. degree in  
computer engineering from Virginia Tech University,  
Blacksburg, VA, USA, in 2012.

Since 2013, he has been an Assistant Profes-  
sor with the Electrical Engineering Department,  
Alexandria University. His current research interests  
include network-on-chip, system-on-chip design,  
hardware-based design, FPGA prototyping, and

cyber-physical security.

IEEE

## AUTHOR QUERIES

### AUTHOR PLEASE ANSWER ALL QUERIES

**PLEASE NOTE: We cannot accept new source files as corrections for your paper. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.**

AQ:1 = Please provide the postal code for Alexandria University, Alexandria, Egypt.

AQ:2 = Please provide the expansion for "P-OCI."

AQ:3 = Please provide the issue no. or month for ref. [22].

AQ:4 = Please confirm the author names and article title for ref. [25]. Also provide the journal title, volume no., issue no., page range, month, and year.

AQ:5 = Please confirm the author names, article title, journal title, and year for ref. [27]. Also provide the volume no., issue no. or month, and page range.

AQ:6 = Please provide the membership year for the authors "Khaled E. Ahmed, Mohamed R. Rizk, and Mohammed M. Farag".